You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-16 - 15:04
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack9slot0.osadl.org (updated Tue Apr 16, 2024 00:44:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,6613
"cycles":100000000,6612
"load":"idle",6611
"condition":{6610
"clock":"2300"6608
"family":"x86",6607
"vendor":"Intel",6606
"processor":{6604
"dataset":"2024-01-08T15:38:01+01:00"6602
"origin":"2024-01-08T12:43:22+01:00",6601
"timestamps":{6600
"granularity":"microseconds"6598
4012:48:506596
37,12:48:476595
36,12:48:466594
35,12:48:456593
"maxima":[6592
012:48:106589
0,12:48:106588
0,12:48:106587
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional