You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-05 - 13:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Fri Jun 05, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81730,0rcu_preempt3-21ksoftirqd/022:32:220
81720,0rcu_preempt3-21ksoftirqd/023:56:450
13250680,0irq/301-480200054-21kswapd021:22:580
81630,0rcu_preempt3-21ksoftirqd/022:05:280
81610,0rcu_preempt3-21ksoftirqd/000:36:090
81610,0rcu_preempt19-21ksoftirqd/100:36:091
81610,0rcu_preempt11952-21kworker/0:222:24:330
32372610,0chrt10050irq/346-484840019:19:160
81590,0rcu_preempt19-21ksoftirqd/121:55:181
81570,0rcu_preempt0-21swapper/120:01:081
81560,0rcu_preempt3-21ksoftirqd/020:12:570
81560,0rcu_preempt19-21ksoftirqd/122:44:261
81560,0rcu_preempt19-21ksoftirqd/100:30:001
9950550,0irq/345-4848400851-21rngd21:51:350
81550,0rcu_preempt3-21ksoftirqd/023:28:090
81550,0rcu_preempt3-21ksoftirqd/019:52:510
81550,0rcu_preempt19-21ksoftirqd/121:09:581
81550,0rcu_preempt10414-21ssh23:23:040
81540,0rcu_preempt3-21ksoftirqd/021:33:100
81530,0rcu_preempt3-21ksoftirqd/022:20:460
81530,0rcu_preempt3-21ksoftirqd/021:57:560
81530,0rcu_preempt3-21ksoftirqd/021:31:440
81530,0rcu_preempt3-21ksoftirqd/021:17:580
81530,0rcu_preempt3-21ksoftirqd/021:03:020
81530,0rcu_preempt19-21ksoftirqd/122:03:051
81530,0rcu_preempt19-21ksoftirqd/121:45:241
81520,0rcu_preempt3-21ksoftirqd/023:58:100
81520,0rcu_preempt3-21ksoftirqd/023:42:540
81520,0rcu_preempt3-21ksoftirqd/023:12:590
81520,0rcu_preempt3-21ksoftirqd/023:03:020
81520,0rcu_preempt3-21ksoftirqd/020:07:590
81520,0rcu_preempt3-21ksoftirqd/000:03:040
81520,0rcu_preempt19-21ksoftirqd/122:22:531
81520,0rcu_preempt19-21ksoftirqd/122:12:141
10050520,0irq/346-48484000-21swapper/000:22:590
81510,0rcu_preempt3-21ksoftirqd/022:58:080
81510,0rcu_preempt3-21ksoftirqd/021:55:270
81510,0rcu_preempt3-21ksoftirqd/021:13:120
81510,0rcu_preempt3-21ksoftirqd/019:02:580
81510,0rcu_preempt25666-21kworker/0:222:38:510
10050510,0irq/346-48484009898-21seq22:17:410
81500,0rcu_preempt8495-21kworker/0:119:41:590
81500,0rcu_preempt3-21ksoftirqd/022:48:280
81500,0rcu_preempt3-21ksoftirqd/022:45:110
81500,0rcu_preempt3-21ksoftirqd/022:33:320
81500,0rcu_preempt19-21ksoftirqd/120:22:111
81490,0rcu_preempt734-21if_eth022:08:010
81490,0rcu_preempt3-21ksoftirqd/023:48:050
81490,0rcu_preempt3-21ksoftirqd/023:32:550
81490,0rcu_preempt3-21ksoftirqd/000:20:220
81490,0rcu_preempt3-21ksoftirqd/000:17:120
81490,0rcu_preempt3-21ksoftirqd/000:08:000
81490,0rcu_preempt27968-21meminfo23:08:020
81490,0rcu_preempt14821-21ping20:03:070
81480,0rcu_preempt3-21ksoftirqd/023:38:060
81480,0rcu_preempt3-21ksoftirqd/023:18:390
81480,0rcu_preempt3-21ksoftirqd/022:57:060
81480,0rcu_preempt3-21ksoftirqd/021:43:080
81480,0rcu_preempt3-21ksoftirqd/021:08:100
81480,0rcu_preempt3-21ksoftirqd/020:43:030
81480,0rcu_preempt3-21ksoftirqd/020:28:010
81480,0rcu_preempt3-21ksoftirqd/020:18:020
81480,0rcu_preempt3-21ksoftirqd/019:12:590
81480,0rcu_preempt3-21ksoftirqd/000:29:510
81480,0rcu_preempt19-21ksoftirqd/123:48:081
81480,0rcu_preempt19-21ksoftirqd/121:14:261
81480,0rcu_preempt19-21ksoftirqd/120:02:581
81480,0rcu_preempt19-21ksoftirqd/119:04:051
81480,0rcu_preempt14821-21ping20:23:110
81470,0rcu_preempt3-21ksoftirqd/020:57:560
81470,0rcu_preempt19-21ksoftirqd/120:13:581
81470,0rcu_preempt12440-21ssh22:52:541
81460,0rcu_preempt3-21ksoftirqd/020:53:040
81460,0rcu_preempt3-21ksoftirqd/019:08:060
81460,0rcu_preempt19-21ksoftirqd/121:37:291
81460,0rcu_preempt1912-21ping19:33:051
10050460,0irq/346-48484007495-21ssh21:42:220
81450,0rcu_preempt3-21ksoftirqd/020:48:030
81450,0rcu_preempt20462-21kworker/0:019:32:410
81450,0rcu_preempt19-21ksoftirqd/123:35:591
81450,0rcu_preempt19-21ksoftirqd/122:34:141
81450,0rcu_preempt19-21ksoftirqd/122:12:521
81450,0rcu_preempt1912-21ping19:42:520
81450,0rcu_preempt1912-21ping19:23:100
81450,0rcu_preempt1912-21ping19:23:100
81440,0rcu_preempt3-21ksoftirqd/020:33:020
81440,0rcu_preempt3-21ksoftirqd/019:58:000
81440,0rcu_preempt3-21ksoftirqd/019:34:520
81440,0rcu_preempt19-21ksoftirqd/123:17:511
81440,0rcu_preempt19-21ksoftirqd/123:14:061
81440,0rcu_preempt19-21ksoftirqd/119:48:081
81440,0rcu_preempt19-21ksoftirqd/100:17:581
81440,0rcu_preempt11351-21ssh22:18:091
81430,0rcu_preempt5638-21diskmemload21:18:031
81430,0rcu_preempt19-21ksoftirqd/123:03:101
81430,0rcu_preempt19-21ksoftirqd/122:32:211
81430,0rcu_preempt19-21ksoftirqd/121:28:011
81430,0rcu_preempt19-21ksoftirqd/120:23:001
81430,0rcu_preempt19-21ksoftirqd/120:12:111
81420,0rcu_preempt5638-21diskmemload23:12:271
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional