You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-20 - 07:20
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Fri Feb 20, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81780,0rcu_preempt3-21ksoftirqd/022:32:270
10050720,0irq/346-48484003-21ksoftirqd/020:39:370
81690,0rcu_preempt3-21ksoftirqd/023:39:480
81670,0rcu_preempt3-21ksoftirqd/000:29:500
81640,0rcu_preempt851-21rngd23:55:150
81640,0rcu_preempt19-21ksoftirqd/119:39:241
81620,0rcu_preempt3-21ksoftirqd/000:04:050
81610,0rcu_preempt3-21ksoftirqd/020:19:460
81590,0rcu_preempt54-21kswapd023:53:131
81580,0rcu_preempt3-21ksoftirqd/000:35:070
81580,0rcu_preempt19-21ksoftirqd/122:26:241
81570,0rcu_preempt19-21ksoftirqd/121:49:201
81570,0rcu_preempt0-21swapper/121:42:281
81560,0rcu_preempt3-21ksoftirqd/020:16:590
81560,0rcu_preempt19-21ksoftirqd/123:45:581
81560,0rcu_preempt19-21ksoftirqd/122:08:321
81560,0rcu_preempt19-21ksoftirqd/121:23:171
81560,0rcu_preempt19-21ksoftirqd/100:27:101
81550,0rcu_preempt19-21ksoftirqd/121:25:441
81550,0rcu_preempt19-21ksoftirqd/120:19:391
81550,0rcu_preempt13905-21kworker/1:222:09:331
81540,0rcu_preempt31397-21kworker/0:022:14:260
81540,0rcu_preempt19-21ksoftirqd/100:32:571
81530,0rcu_preempt3-21ksoftirqd/021:59:420
81530,0rcu_preempt3-21ksoftirqd/021:10:560
81530,0rcu_preempt19-21ksoftirqd/122:41:301
81530,0rcu_preempt0-21swapper/123:23:231
81530,0rcu_preempt0-21swapper/123:23:231
81530,0rcu_preempt0-21swapper/100:22:311
81520,0rcu_preempt54-21kswapd021:29:300
81520,0rcu_preempt3-21ksoftirqd/021:46:090
81520,0rcu_preempt3-21ksoftirqd/021:28:110
81520,0rcu_preempt3-21ksoftirqd/000:24:460
81520,0rcu_preempt19-21ksoftirqd/122:54:381
81520,0rcu_preempt19-21ksoftirqd/122:44:331
81520,0rcu_preempt19-21ksoftirqd/119:04:351
10050520,0irq/346-484840054-21kswapd022:51:580
10050520,0irq/346-484840032356-21ssh21:20:110
81510,0rcu_preempt3-21ksoftirqd/023:15:480
81510,0rcu_preempt3-21ksoftirqd/022:10:310
81510,0rcu_preempt3-21ksoftirqd/021:39:500
81510,0rcu_preempt3-21ksoftirqd/019:09:330
81510,0rcu_preempt3-21ksoftirqd/000:14:400
81510,0rcu_preempt19-21ksoftirqd/122:15:361
10050510,0irq/346-484840054-21kswapd022:39:370
10050510,0irq/346-48484001207-21rsyslogd22:19:310
81500,0rcu_preempt54-21kswapd023:19:300
81500,0rcu_preempt54-21kswapd023:19:300
81500,0rcu_preempt3-21ksoftirqd/023:49:430
81500,0rcu_preempt3-21ksoftirqd/023:30:230
81500,0rcu_preempt3-21ksoftirqd/023:14:220
81500,0rcu_preempt3-21ksoftirqd/022:54:410
81500,0rcu_preempt3-21ksoftirqd/021:49:320
81500,0rcu_preempt3-21ksoftirqd/020:04:330
81500,0rcu_preempt19-21ksoftirqd/120:04:391
81500,0rcu_preempt18944-21apt-get21:04:320
13329995021,0cyclictest16621-21ping19:19:370
10050500,0irq/346-48484007797-21apt-get00:09:310
81490,0rcu_preempt8913-21kworker/0:123:01:360
81490,0rcu_preempt8913-21kworker/0:123:01:360
81490,0rcu_preempt851-21rngd22:04:460
81490,0rcu_preempt3-21ksoftirqd/023:26:340
81490,0rcu_preempt29623-21kworker/0:119:58:430
81490,0rcu_preempt19-21ksoftirqd/123:41:171
231382490,0chrt10050irq/346-484840019:38:510
9950480,0irq/345-48484007054-21apt-get23:04:330
81480,0rcu_preempt54-21kswapd019:59:370
81480,0rcu_preempt3-21ksoftirqd/023:44:370
81480,0rcu_preempt3-21ksoftirqd/022:37:340
81480,0rcu_preempt3-21ksoftirqd/021:56:320
81480,0rcu_preempt3-21ksoftirqd/020:44:400
81480,0rcu_preempt19-21ksoftirqd/122:50:381
81480,0rcu_preempt19-21ksoftirqd/119:49:451
81480,0rcu_preempt19-21ksoftirqd/100:14:471
81470,0rcu_preempt8128-21ps20:29:470
81470,0rcu_preempt3-21ksoftirqd/022:44:440
81470,0rcu_preempt3-21ksoftirqd/000:22:120
81470,0rcu_preempt29575-21ping20:09:520
81470,0rcu_preempt20432-21diskmemload00:01:071
81470,0rcu_preempt19-21ksoftirqd/120:26:381
81470,0rcu_preempt19-21ksoftirqd/120:11:331
81470,0rcu_preempt19-21ksoftirqd/120:00:041
81470,0rcu_preempt19-21ksoftirqd/100:05:361
81470,0rcu_preempt19-21ksoftirqd/100:05:361
81470,0rcu_preempt17301-21apt-get20:59:330
81470,0rcu_preempt13905-21kworker/1:222:35:521
10050470,0irq/346-48484007034-1kworker/0:3H23:36:300
10050470,0irq/346-48484003-21ksoftirqd/019:39:350
81460,0rcu_preempt7463-21ssh23:04:401
81460,0rcu_preempt3-21ksoftirqd/022:24:410
81460,0rcu_preempt3-21ksoftirqd/021:14:500
81460,0rcu_preempt3-21ksoftirqd/019:04:410
81460,0rcu_preempt19-21ksoftirqd/119:21:151
81450,0rcu_preempt3-21ksoftirqd/020:34:410
81450,0rcu_preempt3-21ksoftirqd/020:24:350
81450,0rcu_preempt3-21ksoftirqd/019:29:320
81450,0rcu_preempt3-21ksoftirqd/000:04:510
81450,0rcu_preempt3-21ksoftirqd/000:04:510
81450,0rcu_preempt19-21ksoftirqd/122:01:381
81450,0rcu_preempt19-21ksoftirqd/121:53:541
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional