You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-17 - 07:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Sun May 17, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811270,0rcu_preempt9505-21idleruntime-cro22:28:000
81860,0rcu_preempt3-21ksoftirqd/023:58:220
81780,0rcu_preempt17886-1kworker/0:2H21:30:250
81770,0rcu_preempt3-21ksoftirqd/021:22:000
81730,0rcu_preempt851-21rngd22:57:440
81730,0rcu_preempt19-21ksoftirqd/120:03:161
81730,0rcu_preempt19-21ksoftirqd/120:03:161
81710,0rcu_preempt3-21ksoftirqd/021:26:570
81700,0rcu_preempt19-21ksoftirqd/120:00:431
81690,0rcu_preempt3-21ksoftirqd/000:28:410
81690,0rcu_preempt19-21ksoftirqd/120:15:531
81690,0rcu_preempt19-21ksoftirqd/119:57:131
81680,0rcu_preempt54-21kswapd023:36:401
81680,0rcu_preempt3-21ksoftirqd/021:54:290
81680,0rcu_preempt3-21ksoftirqd/021:34:060
81680,0rcu_preempt3-21ksoftirqd/000:13:170
81670,0rcu_preempt19-21ksoftirqd/121:05:481
81670,0rcu_preempt19-21ksoftirqd/119:08:551
81660,0rcu_preempt3-21ksoftirqd/022:22:530
81660,0rcu_preempt3-21ksoftirqd/021:44:080
81660,0rcu_preempt30545-1kworker/0:0H21:10:300
81660,0rcu_preempt1470-21runrttasks00:27:381
81660,0rcu_preempt1470-21runrttasks00:27:381
81650,0rcu_preempt4340-21ssh00:00:471
81650,0rcu_preempt3-21ksoftirqd/022:50:400
81650,0rcu_preempt19-21ksoftirqd/121:20:031
81650,0rcu_preempt14370-1kworker/0:0H20:28:270
81640,0rcu_preempt54-21kswapd023:30:021
81640,0rcu_preempt23199-21ssh22:41:301
81640,0rcu_preempt12968-21kworker/1:023:46:151
81640,0rcu_preempt12968-21kworker/1:022:27:371
81630,0rcu_preempt3-21ksoftirqd/020:08:200
81630,0rcu_preempt19-21ksoftirqd/122:06:581
81630,0rcu_preempt17658-21kworker/1:121:13:031
81630,0rcu_preempt12968-21kworker/1:023:51:511
81630,0rcu_preempt0-21swapper/121:55:351
10050630,0irq/346-48484002070-1kworker/1:2H23:25:261
81620,0rcu_preempt54-21kswapd021:41:551
81620,0rcu_preempt3-21ksoftirqd/023:43:120
81620,0rcu_preempt3-21ksoftirqd/023:18:270
81620,0rcu_preempt19-21ksoftirqd/123:38:081
81620,0rcu_preempt19-21ksoftirqd/123:02:131
81620,0rcu_preempt19-21ksoftirqd/120:24:001
81620,0rcu_preempt19-21ksoftirqd/120:20:391
81620,0rcu_preempt19-21ksoftirqd/120:20:391
81610,0rcu_preempt54-21kswapd023:57:531
81610,0rcu_preempt54-21kswapd023:10:111
81610,0rcu_preempt3-21ksoftirqd/023:48:130
81610,0rcu_preempt24117-21ping19:20:021
81610,0rcu_preempt0-21swapper/122:56:081
81610,0rcu_preempt0-21swapper/121:49:131
10050610,0irq/346-484840030544-1kworker/1:1H21:10:491
81600,0rcu_preempt54-21kswapd021:24:431
81600,0rcu_preempt19-21ksoftirqd/120:08:331
81600,0rcu_preempt19-21ksoftirqd/100:13:051
10050600,0irq/346-484840054-21kswapd021:59:371
10050600,0irq/346-484840024964-1kworker/0:0H22:34:510
81590,0rcu_preempt26275-21ssh22:11:571
81590,0rcu_preempt19-21ksoftirqd/121:44:521
10050590,0irq/346-484840024570-1kworker/1:1H23:19:581
81580,0rcu_preempt19-21ksoftirqd/123:05:101
81580,0rcu_preempt19-21ksoftirqd/122:50:071
81580,0rcu_preempt19-21ksoftirqd/122:45:171
81580,0rcu_preempt19-21ksoftirqd/122:36:411
81580,0rcu_preempt19-21ksoftirqd/122:28:251
81580,0rcu_preempt19-21ksoftirqd/100:12:281
81580,0rcu_preempt0-21swapper/123:14:121
81580,0rcu_preempt0-21swapper/100:32:471
10050580,0irq/346-484840022807-1kworker/1:1H21:37:211
81570,0rcu_preempt27824-21diskmemload23:33:150
81570,0rcu_preempt19-21ksoftirqd/120:52:551
81570,0rcu_preempt19-21ksoftirqd/100:20:051
81570,0rcu_preempt19-21ksoftirqd/100:04:101
81560,0rcu_preempt19-21ksoftirqd/121:28:211
81550,0rcu_preempt19-21ksoftirqd/119:23:291
81550,0rcu_preempt19-21ksoftirqd/119:23:291
10050550,0irq/346-484840027835-21ssh21:08:000
10050550,0irq/346-48484001302-1kworker/0:0H23:24:380
81540,0rcu_preempt17039-21meminfo20:33:191
81540,0rcu_preempt0-21swapper/122:20:201
10050540,0irq/346-484840029918-1kworker/1:2H22:15:191
10050540,0irq/346-484840017314-1kworker/0:2H23:07:300
81530,0rcu_preempt19-21ksoftirqd/119:43:001
10050530,0irq/346-48484005528-1kworker/1:2H00:36:521
10050530,0irq/346-484840054-21kswapd023:42:120
10050530,0irq/346-484840012368-1kworker/0:1H22:31:510
81520,0rcu_preempt19-21ksoftirqd/119:43:251
10050520,0irq/346-484840054-21kswapd022:43:260
81510,0rcu_preempt19-21ksoftirqd/120:53:231
81510,0rcu_preempt17658-21kworker/1:121:02:441
10050510,0irq/346-484840054-21kswapd000:37:150
10050510,0irq/346-484840025955-1kworker/0:3H23:56:260
81500,0rcu_preempt19-21ksoftirqd/120:46:511
81500,0rcu_preempt19-21ksoftirqd/120:41:311
81500,0rcu_preempt19-21ksoftirqd/120:28:161
81500,0rcu_preempt19-21ksoftirqd/119:48:201
81500,0rcu_preempt19-21ksoftirqd/119:28:441
10050500,0irq/346-4848400851-21rngd00:24:280
10050500,0irq/346-4848400851-21rngd00:24:280
10050500,0irq/346-484840054-21kswapd023:15:150
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional