You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-19 - 09:31

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Wed Nov 19, 2025 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811090,0rcu_preempt19120-1kworker/1:1H00:12:191
144872950,0sleep010050irq/346-484840020:21:160
81820,0rcu_preempt25637-1kworker/1:1H19:19:391
84022810,0sleep010050irq/346-484840020:04:400
84022810,0sleep010050irq/346-484840020:04:400
81760,0rcu_preempt29561-21diskmemload23:54:401
81720,0rcu_preempt3560-21kworker/1:022:20:171
81720,0rcu_preempt19-21ksoftirqd/121:25:401
81700,0rcu_preempt3-21ksoftirqd/022:00:080
81700,0rcu_preempt19-21ksoftirqd/119:42:121
81690,0rcu_preempt3560-21kworker/1:000:30:111
81680,0rcu_preempt28926-1kworker/0:2H19:39:370
81670,0rcu_preempt19-21ksoftirqd/123:43:271
81650,0rcu_preempt751-21rngd19:25:551
81650,0rcu_preempt19-21ksoftirqd/123:13:571
81650,0rcu_preempt19-21ksoftirqd/123:13:571
81650,0rcu_preempt19-21ksoftirqd/120:59:381
81650,0rcu_preempt19-21ksoftirqd/100:26:471
81640,0rcu_preempt19-21ksoftirqd/123:21:181
81640,0rcu_preempt19-21ksoftirqd/122:41:311
81640,0rcu_preempt19-21ksoftirqd/121:57:361
81640,0rcu_preempt19-21ksoftirqd/121:10:471
81630,0rcu_preempt19-21ksoftirqd/121:18:051
10050630,0irq/346-48484000-21swapper/022:05:590
81620,0rcu_preempt26646-1kworker/1:3H00:38:311
81620,0rcu_preempt19-21ksoftirqd/123:01:111
81620,0rcu_preempt19-21ksoftirqd/100:19:081
10050620,0irq/346-484840021245-21sh22:55:100
81610,0rcu_preempt19-21ksoftirqd/123:46:341
81610,0rcu_preempt19-21ksoftirqd/123:19:121
81610,0rcu_preempt19-21ksoftirqd/122:48:401
81610,0rcu_preempt19-21ksoftirqd/122:38:361
81610,0rcu_preempt19-21ksoftirqd/121:51:541
81610,0rcu_preempt19-21ksoftirqd/121:38:221
10050610,0irq/346-48484000-21swapper/020:31:400
81600,0rcu_preempt3-21ksoftirqd/023:14:500
81600,0rcu_preempt3-21ksoftirqd/020:44:550
81600,0rcu_preempt19-21ksoftirqd/123:50:361
81600,0rcu_preempt19-21ksoftirqd/122:57:301
81600,0rcu_preempt19-21ksoftirqd/122:19:031
81600,0rcu_preempt19-21ksoftirqd/122:19:031
81600,0rcu_preempt19-21ksoftirqd/122:04:451
81600,0rcu_preempt19-21ksoftirqd/121:42:101
81600,0rcu_preempt19-21ksoftirqd/100:21:001
10050600,0irq/346-48484000-21swapper/000:26:310
81590,0rcu_preempt3-21ksoftirqd/022:22:220
81590,0rcu_preempt19-21ksoftirqd/123:07:501
81590,0rcu_preempt19-21ksoftirqd/121:46:551
81590,0rcu_preempt19-21ksoftirqd/121:22:391
81590,0rcu_preempt19-21ksoftirqd/121:22:391
81590,0rcu_preempt19-21ksoftirqd/120:14:481
81580,0rcu_preempt19-21ksoftirqd/121:30:351
81580,0rcu_preempt19-21ksoftirqd/120:41:231
81580,0rcu_preempt19-21ksoftirqd/120:29:591
10050580,0irq/346-484840054-21kswapd023:26:141
81570,0rcu_preempt27025-21meminfo21:00:010
81570,0rcu_preempt19-21ksoftirqd/122:31:441
81570,0rcu_preempt19-21ksoftirqd/122:25:051
81570,0rcu_preempt19-21ksoftirqd/122:01:241
81570,0rcu_preempt19-21ksoftirqd/100:09:241
10050570,0irq/346-48484005387-21ssh21:57:420
10050570,0irq/346-484840025940-1kworker/0:3H22:39:540
10050570,0irq/346-48484000-21swapper/022:28:430
10050570,0irq/346-48484000-21swapper/000:13:390
81560,0rcu_preempt3-21ksoftirqd/023:40:130
81560,0rcu_preempt3-21ksoftirqd/021:14:500
81560,0rcu_preempt19-21ksoftirqd/123:37:511
81560,0rcu_preempt19-21ksoftirqd/123:37:511
81560,0rcu_preempt19-21ksoftirqd/100:02:511
66012560,0sleep010050irq/346-484840019:59:360
10050560,0irq/346-48484000-21swapper/021:50:090
10050550,0irq/346-484840054-21kswapd020:25:041
10050550,0irq/346-4848400245722sleep023:39:100
10050550,0irq/346-4848400245722sleep023:39:100
10050550,0irq/346-48484000-21swapper/023:45:520
10050550,0irq/346-48484000-21swapper/023:24:580
10050550,0irq/346-48484000-21swapper/023:21:270
10050550,0irq/346-48484000-21swapper/000:07:580
81540,0rcu_preempt3-21ksoftirqd/023:09:570
81540,0rcu_preempt3-21ksoftirqd/023:09:570
81540,0rcu_preempt3-21ksoftirqd/021:25:130
81540,0rcu_preempt3-21ksoftirqd/000:29:500
81540,0rcu_preempt19-21ksoftirqd/123:33:331
81540,0rcu_preempt19-21ksoftirqd/122:10:131
128342540,0sleep010050irq/346-484840020:16:180
10050540,0irq/346-4848400751-21rngd00:02:380
10050540,0irq/346-48484001894-1kworker/0:0H22:36:060
10050540,0irq/346-48484000-21swapper/023:50:550
10050540,0irq/346-48484000-21swapper/022:46:270
81530,0rcu_preempt3-21ksoftirqd/023:04:490
81530,0rcu_preempt3-21ksoftirqd/021:31:290
10050530,0irq/346-48484000-21swapper/023:55:440
9950520,0irq/345-484840020648-1kworker/0:1H21:40:200
81520,0rcu_preempt31899-21apt-get22:29:510
81520,0rcu_preempt23160-21apt-get20:49:501
10050520,0irq/346-484840019121-1kworker/0:1H00:19:570
81510,0rcu_preempt3560-21kworker/1:022:53:001
81510,0rcu_preempt3560-21kworker/1:022:53:001
81510,0rcu_preempt3-21ksoftirqd/000:34:510
81510,0rcu_preempt3-21ksoftirqd/000:14:510
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional