You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-19 - 07:29

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Wed Aug 19, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811210,0rcu_preempt19-21ksoftirqd/122:19:091
811130,0rcu_preempt19-21ksoftirqd/122:40:071
811120,0rcu_preempt19-21ksoftirqd/123:28:341
811070,0rcu_preempt19-21ksoftirqd/119:50:001
811060,0rcu_preempt54-21kswapd023:47:061
811000,0rcu_preempt19-21ksoftirqd/121:53:341
81980,0rcu_preempt19-21ksoftirqd/123:10:061
81930,0rcu_preempt8838-21ntpq20:30:051
81930,0rcu_preempt19-21ksoftirqd/122:27:121
81930,0rcu_preempt19-21ksoftirqd/121:59:071
81930,0rcu_preempt19-21ksoftirqd/121:11:201
81900,0rcu_preempt19-21ksoftirqd/123:07:551
81900,0rcu_preempt19-21ksoftirqd/100:13:111
81890,0rcu_preempt1982-21seq00:06:471
81890,0rcu_preempt19-21ksoftirqd/122:37:071
81870,0rcu_preempt54-21kswapd022:09:101
81870,0rcu_preempt19-21ksoftirqd/121:46:441
81860,0rcu_preempt54-21kswapd000:35:061
81860,0rcu_preempt29293-1kworker/1:2H00:04:411
81860,0rcu_preempt19-21ksoftirqd/100:22:251
81860,0rcu_preempt0-21swapper/123:43:471
81840,0rcu_preempt54-21kswapd023:49:531
81840,0rcu_preempt19-21ksoftirqd/123:59:141
81840,0rcu_preempt19-21ksoftirqd/121:43:001
81840,0rcu_preempt19-21ksoftirqd/121:43:001
81840,0rcu_preempt19-21ksoftirqd/121:28:041
81800,0rcu_preempt19-21ksoftirqd/121:17:341
81770,0rcu_preempt836-21rngd00:29:281
81770,0rcu_preempt19-21ksoftirqd/119:35:431
81760,0rcu_preempt54-21kswapd000:33:491
81750,0rcu_preempt19-21ksoftirqd/122:58:381
81730,0rcu_preempt19-21ksoftirqd/123:33:561
81730,0rcu_preempt19-21ksoftirqd/122:51:361
81720,0rcu_preempt25033-21kworker/1:023:02:101
81720,0rcu_preempt19-21ksoftirqd/121:32:011
73122710,0chrt9950irq/345-484840022:00:240
14194997110,0cyclictest31454-1kworker/0:0H00:37:100
81700,0rcu_preempt19-21ksoftirqd/122:03:341
1419499702,0cyclictest0-21swapper/021:25:050
81680,0rcu_preempt19543-21ssh23:19:311
81670,0rcu_preempt19-21ksoftirqd/123:38:011
81670,0rcu_preempt19-21ksoftirqd/121:34:511
81670,0rcu_preempt19-21ksoftirqd/121:20:381
81670,0rcu_preempt19-21ksoftirqd/100:15:411
81660,0rcu_preempt19-21ksoftirqd/122:33:231
81650,0rcu_preempt19-21ksoftirqd/122:44:431
81650,0rcu_preempt19-21ksoftirqd/122:11:571
81640,0rcu_preempt19-21ksoftirqd/123:21:461
81640,0rcu_preempt19-21ksoftirqd/122:22:511
81640,0rcu_preempt19-21ksoftirqd/122:22:511
81640,0rcu_preempt19-21ksoftirqd/120:44:521
81640,0rcu_preempt19-21ksoftirqd/120:28:291
81640,0rcu_preempt19-21ksoftirqd/120:28:291
1419499631,0cyclictest4739-21latency_hist20:19:430
81620,0rcu_preempt19-21ksoftirqd/119:40:051
81610,0rcu_preempt24318-1kworker/0:0H23:59:440
81610,0rcu_preempt19-21ksoftirqd/120:24:091
1419499613,0cyclictest0-21swapper/000:24:540
81600,0rcu_preempt18043-21apt-get20:59:531
1419499603,0cyclictest0-21swapper/022:22:480
1419499603,0cyclictest0-21swapper/022:22:480
81590,0rcu_preempt16385-21apt-get20:54:531
14194995916,0cyclictest0-21swapper/021:46:050
1419499591,0cyclictest1777-21ntpq21:55:070
81580,0rcu_preempt19-21ksoftirqd/120:16:321
81580,0rcu_preempt19-21ksoftirqd/120:09:371
81580,0rcu_preempt19-21ksoftirqd/120:01:061
81580,0rcu_preempt19-21ksoftirqd/119:15:381
1419499586,0cyclictest0-21swapper/021:20:120
14194995816,0cyclictest0-21swapper/021:30:030
1419499581,0cyclictest0-21swapper/022:53:570
81570,0rcu_preempt19-21ksoftirqd/120:50:051
81570,0rcu_preempt19-21ksoftirqd/120:40:051
81570,0rcu_preempt19-21ksoftirqd/120:13:251
1419499572,0cyclictest17475-21ping19:34:540
1419499572,0cyclictest17475-21ping19:24:520
1419499572,0cyclictest17475-21ping19:19:540
1419499572,0cyclictest0-21swapper/023:32:430
1419499572,0cyclictest0-21swapper/000:15:510
14194995710,0cyclictest3-21ksoftirqd/023:40:000
81560,0rcu_preempt19-21ksoftirqd/120:35:031
1419499563,0cyclictest0-21swapper/023:29:140
1419499563,0cyclictest0-21swapper/022:42:310
1419499562,0cyclictest0-21swapper/022:38:280
81550,0rcu_preempt19680-21apt-get21:04:531
81550,0rcu_preempt19-21ksoftirqd/119:10:011
1419499559,0cyclictest735650kworker/0:2H23:23:270
1419499554,0cyclictest0-21swapper/020:06:110
1419499553,0cyclictest0-21swapper/021:15:500
1419499553,0cyclictest0-21swapper/019:54:590
1419499552,0cyclictest17499-21sendmail-msp19:19:430
1419499552,0cyclictest0-21swapper/022:13:410
1419499552,0cyclictest0-21swapper/020:12:090
1419499552,0cyclictest0-21swapper/000:21:390
81540,0rcu_preempt0-21swapper/119:55:071
1419499542,0cyclictest0-21swapper/021:39:490
1419499542,0cyclictest0-21swapper/021:39:490
1419499532,0cyclictest0-21swapper/023:50:460
1419499532,0cyclictest0-21swapper/000:32:360
14194995315,0cyclictest0-21swapper/019:46:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional