You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-23 - 12:06

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Sun Aug 23, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811020,0rcu_preempt3-21ksoftirqd/023:26:550
81970,0rcu_preempt19-21ksoftirqd/100:27:261
81890,0rcu_preempt3-21ksoftirqd/021:12:470
81880,0rcu_preempt19-21ksoftirqd/122:47:391
10050840,0irq/346-48484003-21ksoftirqd/023:53:550
81790,0rcu_preempt3-21ksoftirqd/000:35:320
81770,0rcu_preempt54-21kswapd021:48:391
81770,0rcu_preempt3-21ksoftirqd/023:47:210
81760,0rcu_preempt3-21ksoftirqd/022:58:210
81740,0rcu_preempt3-21ksoftirqd/023:32:010
81740,0rcu_preempt3-21ksoftirqd/023:14:480
81740,0rcu_preempt3-21ksoftirqd/022:41:120
81740,0rcu_preempt19-21ksoftirqd/100:15:261
81730,0rcu_preempt3-21ksoftirqd/022:20:310
81730,0rcu_preempt3-21ksoftirqd/021:20:490
81730,0rcu_preempt19-21ksoftirqd/122:05:361
81720,0rcu_preempt3-21ksoftirqd/021:55:280
81720,0rcu_preempt3-21ksoftirqd/021:48:180
81720,0rcu_preempt3-21ksoftirqd/000:32:290
81720,0rcu_preempt3-21ksoftirqd/000:01:080
81710,0rcu_preempt3-21ksoftirqd/023:41:100
81710,0rcu_preempt3-21ksoftirqd/023:36:460
81710,0rcu_preempt3-21ksoftirqd/023:10:480
81710,0rcu_preempt3-21ksoftirqd/021:53:050
81710,0rcu_preempt3-21ksoftirqd/021:40:060
81700,0rcu_preempt3-21ksoftirqd/022:53:090
81700,0rcu_preempt3-21ksoftirqd/000:10:470
81700,0rcu_preempt19-21ksoftirqd/122:55:541
81690,0rcu_preempt3-21ksoftirqd/023:01:030
81690,0rcu_preempt3-21ksoftirqd/022:04:300
81690,0rcu_preempt3-21ksoftirqd/021:30:210
81690,0rcu_preempt3-21ksoftirqd/021:26:280
81690,0rcu_preempt3-21ksoftirqd/000:27:230
81690,0rcu_preempt3-21ksoftirqd/000:23:560
81690,0rcu_preempt3-21ksoftirqd/000:09:180
81690,0rcu_preempt0-21swapper/100:37:541
81680,0rcu_preempt3-21ksoftirqd/022:37:260
10050680,0irq/346-4848400111rcuc/023:22:270
81670,0rcu_preempt19-21ksoftirqd/122:41:171
81670,0rcu_preempt19-21ksoftirqd/121:16:441
81660,0rcu_preempt19-21ksoftirqd/121:54:521
81650,0rcu_preempt19-21ksoftirqd/121:53:101
81640,0rcu_preempt836-21rngd22:28:251
81640,0rcu_preempt19-21ksoftirqd/100:30:051
81630,0rcu_preempt3-21ksoftirqd/022:47:410
81630,0rcu_preempt3-21ksoftirqd/021:34:540
81630,0rcu_preempt19-21ksoftirqd/120:00:341
81620,0rcu_preempt19-21ksoftirqd/123:00:351
81620,0rcu_preempt19-21ksoftirqd/122:38:061
81620,0rcu_preempt19-21ksoftirqd/121:11:241
81610,0rcu_preempt20999-21diskmemload22:25:020
81610,0rcu_preempt19-21ksoftirqd/123:58:041
81610,0rcu_preempt19-21ksoftirqd/123:58:041
81610,0rcu_preempt19-21ksoftirqd/122:31:141
81590,0rcu_preempt19-21ksoftirqd/122:01:201
81590,0rcu_preempt19-21ksoftirqd/121:35:571
10050590,0irq/346-484840013194-1kworker/0:1H22:08:580
81580,0rcu_preempt3-21ksoftirqd/022:10:330
81580,0rcu_preempt19-21ksoftirqd/123:14:561
81570,0rcu_preempt14165-21apt-get19:09:490
205372570,0chrt10050irq/346-484840019:29:140
9950560,0irq/345-4848400171rcuc/122:53:201
81560,0rcu_preempt19-21ksoftirqd/123:30:061
81560,0rcu_preempt19-21ksoftirqd/119:55:041
81550,0rcu_preempt9360-21kworker/0:120:49:480
9950540,0irq/345-484840019-21ksoftirqd/123:49:021
81540,0rcu_preempt30172-21ping20:20:040
81540,0rcu_preempt19280-21kworker/0:219:35:480
81540,0rcu_preempt0-21swapper/123:06:241
10050540,0irq/346-484840025072-1kworker/0:1H23:57:030
10050540,0irq/346-484840025072-1kworker/0:1H23:57:030
9950530,0irq/345-4848400181ktimersoftd/122:17:381
81530,0rcu_preempt3440-21memory23:35:001
81530,0rcu_preempt3-21ksoftirqd/022:15:000
81530,0rcu_preempt3-21ksoftirqd/020:04:500
81530,0rcu_preempt28546-21kworker/0:219:57:250
9950520,0irq/345-48484000-21swapper/121:28:071
81520,0rcu_preempt19-21ksoftirqd/120:25:391
81520,0rcu_preempt19-21ksoftirqd/120:15:361
9950510,0irq/345-484840019-21ksoftirqd/100:24:121
9950510,0irq/345-484840019-21ksoftirqd/100:05:081
9950510,0irq/345-4848400171rcuc/123:44:331
81510,0rcu_preempt3-21ksoftirqd/021:05:560
81510,0rcu_preempt3-21ksoftirqd/000:14:540
81500,0rcu_preempt3-21ksoftirqd/021:14:500
81500,0rcu_preempt3-21ksoftirqd/020:43:100
81500,0rcu_preempt3-21ksoftirqd/020:14:390
81500,0rcu_preempt3-21ksoftirqd/019:59:570
81500,0rcu_preempt3-21ksoftirqd/019:14:570
81500,0rcu_preempt3-21ksoftirqd/019:14:570
81500,0rcu_preempt30828-21ssh00:02:501
81500,0rcu_preempt19-21ksoftirqd/120:20:051
9950490,0irq/345-4848400171rcuc/120:39:391
81490,0rcu_preempt3-21ksoftirqd/020:36:260
10050490,0irq/346-484840023085-1kworker/0:2H22:30:490
9950480,0irq/345-4848400181ktimersoftd/121:31:001
81480,0rcu_preempt5549-21kworker/u4:220:49:431
81480,0rcu_preempt19-21ksoftirqd/120:34:551
10050480,0irq/346-48484007117-1kworker/0:1H23:07:250
10050480,0irq/346-484840012510-21munin-node0
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional