You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-13 - 09:44

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Mon Jul 13, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811210,0rcu_preempt19-21ksoftirqd/100:20:291
811140,0rcu_preempt19-21ksoftirqd/123:27:471
811140,0rcu_preempt19-21ksoftirqd/123:27:471
811100,0rcu_preempt19-21ksoftirqd/122:07:251
811080,0rcu_preempt19-21ksoftirqd/122:37:351
811070,0rcu_preempt19-21ksoftirqd/122:06:301
81980,0rcu_preempt19-21ksoftirqd/123:52:301
81980,0rcu_preempt19-21ksoftirqd/122:48:211
81980,0rcu_preempt0-21swapper/100:06:471
81950,0rcu_preempt19-21ksoftirqd/122:22:471
81950,0rcu_preempt0-21swapper/121:28:171
81930,0rcu_preempt19-21ksoftirqd/123:03:541
81910,0rcu_preempt25488-21ssh22:42:411
81910,0rcu_preempt19-21ksoftirqd/123:10:551
81910,0rcu_preempt19-21ksoftirqd/121:57:191
81910,0rcu_preempt19-21ksoftirqd/121:39:431
81910,0rcu_preempt19-21ksoftirqd/119:27:261
81910,0rcu_preempt19-21ksoftirqd/100:01:071
81900,0rcu_preempt19-21ksoftirqd/122:52:211
81900,0rcu_preempt19-21ksoftirqd/100:30:501
81890,0rcu_preempt19-21ksoftirqd/123:40:411
81890,0rcu_preempt19-21ksoftirqd/122:29:241
81890,0rcu_preempt19-21ksoftirqd/121:25:501
81880,0rcu_preempt19-21ksoftirqd/123:35:431
81880,0rcu_preempt19-21ksoftirqd/120:37:311
81880,0rcu_preempt0-21swapper/123:01:121
81860,0rcu_preempt19-21ksoftirqd/123:12:331
81820,0rcu_preempt19-21ksoftirqd/122:36:261
81820,0rcu_preempt19-21ksoftirqd/100:22:181
81810,0rcu_preempt19-21ksoftirqd/119:42:211
81800,0rcu_preempt19-21ksoftirqd/120:25:191
81800,0rcu_preempt19-21ksoftirqd/120:25:191
81800,0rcu_preempt19-21ksoftirqd/120:05:001
81800,0rcu_preempt19-21ksoftirqd/119:32:441
81790,0rcu_preempt19-21ksoftirqd/121:47:241
81790,0rcu_preempt19-21ksoftirqd/121:17:281
81790,0rcu_preempt19-21ksoftirqd/119:37:171
81790,0rcu_preempt19-21ksoftirqd/119:17:321
81780,0rcu_preempt7510-21kworker/u4:000:11:011
81780,0rcu_preempt19-21ksoftirqd/122:12:261
81780,0rcu_preempt19-21ksoftirqd/120:19:391
81780,0rcu_preempt19-21ksoftirqd/120:17:041
81770,0rcu_preempt19-21ksoftirqd/120:28:321
81760,0rcu_preempt19-21ksoftirqd/123:42:331
81750,0rcu_preempt27127-21diskmemload00:32:231
81750,0rcu_preempt19-21ksoftirqd/119:24:131
81730,0rcu_preempt3-21ksoftirqd/021:35:370
81730,0rcu_preempt19-21ksoftirqd/120:00:251
81720,0rcu_preempt27127-21diskmemload23:17:181
81720,0rcu_preempt19-21ksoftirqd/120:47:301
81720,0rcu_preempt19-21ksoftirqd/120:11:571
81720,0rcu_preempt19-21ksoftirqd/120:11:571
10050720,0irq/346-484840023209-1kworker/0:0H00:19:380
81710,0rcu_preempt19-21ksoftirqd/121:52:341
81710,0rcu_preempt19-21ksoftirqd/120:44:471
81700,0rcu_preempt3-21ksoftirqd/019:05:020
81700,0rcu_preempt19-21ksoftirqd/119:14:021
81690,0rcu_preempt19241-21kworker/1:200:13:021
10050690,0irq/346-484840054-21kswapd021:22:260
81680,0rcu_preempt851-21rngd19:07:501
81680,0rcu_preempt54-21kswapd021:45:071
81680,0rcu_preempt32055-21ssh21:12:021
81680,0rcu_preempt19-21ksoftirqd/123:50:341
81670,0rcu_preempt19-21ksoftirqd/123:22:061
81670,0rcu_preempt19-21ksoftirqd/121:33:461
81670,0rcu_preempt19-21ksoftirqd/121:02:321
81670,0rcu_preempt19-21ksoftirqd/120:33:011
81660,0rcu_preempt54-21kswapd023:50:040
81660,0rcu_preempt19-21ksoftirqd/122:20:191
81660,0rcu_preempt19-21ksoftirqd/121:14:271
81660,0rcu_preempt19-21ksoftirqd/119:47:401
81650,0rcu_preempt54-21kswapd022:00:260
81650,0rcu_preempt19-21ksoftirqd/120:57:431
81640,0rcu_preempt3-21ksoftirqd/000:09:540
81620,0rcu_preempt19-21ksoftirqd/119:56:091
81600,0rcu_preempt1426-21munin-node20:52:301
81590,0rcu_preempt3-21ksoftirqd/021:52:270
81550,0rcu_preempt3-21ksoftirqd/021:37:050
10050550,0irq/346-484840054-21kswapd023:31:550
10050550,0irq/346-484840054-21kswapd023:31:550
9950540,0irq/345-48484006424-1kworker/0:3H22:26:040
81540,0rcu_preempt3-21ksoftirqd/021:42:320
13250520,0irq/301-480200032613-21ssh21:12:200
10050520,0irq/346-4848400851-21rngd22:55:080
10050520,0irq/346-484840011287-1kworker/0:1H23:02:090
81510,0rcu_preempt3-21ksoftirqd/023:23:070
81510,0rcu_preempt3-21ksoftirqd/019:07:230
10050510,0irq/346-484840020916-1kworker/0:1H23:57:310
81500,0rcu_preempt851-21rngd22:02:140
10050500,0irq/346-4848400851-21rngd23:41:580
10050500,0irq/346-4848400851-21rngd22:39:280
10050500,0irq/346-484840030816-1kworker/0:0H23:54:240
248332490,0chrt10050irq/346-484840019:19:400
9950470,0irq/345-484840054-21kswapd022:14:010
81470,0rcu_preempt3-21ksoftirqd/021:49:230
10050470,0irq/346-484840054-21kswapd021:21:570
10050470,0irq/346-48484000-21swapper/023:42:250
81460,0rcu_preempt19-21ksoftirqd/119:02:241
10050460,0irq/346-484840011369-1kworker/0:0H22:31:300
81450,0rcu_preempt3-21ksoftirqd/020:17:050
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional