You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-27 - 23:04

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Thu Aug 27, 2026 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811010,0rcu_preempt3-21ksoftirqd/012:20:020
81980,0rcu_preempt3-21ksoftirqd/012:00:130
81930,0rcu_preempt3-21ksoftirqd/010:00:150
81860,0rcu_preempt54-21kswapd011:19:541
81860,0rcu_preempt19-21ksoftirqd/111:53:091
81780,0rcu_preempt54-21kswapd011:12:251
81780,0rcu_preempt3-21ksoftirqd/009:56:440
10050770,0irq/346-4848400111rcuc/010:45:150
81750,0rcu_preempt3-21ksoftirqd/011:12:230
81750,0rcu_preempt3-21ksoftirqd/010:52:390
81730,0rcu_preempt3-21ksoftirqd/009:09:560
81720,0rcu_preempt3-21ksoftirqd/009:38:490
81720,0rcu_preempt3-21ksoftirqd/009:33:030
10050720,0irq/346-4848400111rcuc/010:41:410
81700,0rcu_preempt3-21ksoftirqd/012:38:090
81700,0rcu_preempt3-21ksoftirqd/012:15:320
81700,0rcu_preempt3-21ksoftirqd/011:01:510
81700,0rcu_preempt3-21ksoftirqd/009:17:290
81690,0rcu_preempt3-21ksoftirqd/011:47:180
81690,0rcu_preempt3-21ksoftirqd/010:16:060
81690,0rcu_preempt3-21ksoftirqd/009:26:260
81680,0rcu_preempt3-21ksoftirqd/011:58:030
81680,0rcu_preempt3-21ksoftirqd/011:50:540
81680,0rcu_preempt3-21ksoftirqd/011:27:440
81680,0rcu_preempt3-21ksoftirqd/011:15:500
81680,0rcu_preempt3-21ksoftirqd/010:20:140
81680,0rcu_preempt3-21ksoftirqd/009:41:240
81680,0rcu_preempt3-21ksoftirqd/009:41:240
81680,0rcu_preempt19-21ksoftirqd/111:56:571
81680,0rcu_preempt19-21ksoftirqd/111:39:221
294799686,0cyclictest5419-21zcat12:24:580
81670,0rcu_preempt3-21ksoftirqd/011:44:160
81670,0rcu_preempt3-21ksoftirqd/010:57:150
81670,0rcu_preempt3-21ksoftirqd/010:29:280
294799671,0cyclictest6226-21ping07:20:070
81660,0rcu_preempt3-21ksoftirqd/012:10:270
81660,0rcu_preempt3-21ksoftirqd/011:20:080
81660,0rcu_preempt3-21ksoftirqd/010:12:360
81660,0rcu_preempt3-21ksoftirqd/009:46:270
81660,0rcu_preempt3-21ksoftirqd/009:21:240
81660,0rcu_preempt22676-21cat08:09:341
81660,0rcu_preempt0-21swapper/109:39:371
81660,0rcu_preempt0-21swapper/109:39:371
294799661,0cyclictest17004-21ssh11:30:220
81650,0rcu_preempt3-21ksoftirqd/010:39:020
81650,0rcu_preempt19-21ksoftirqd/111:16:221
81650,0rcu_preempt19-21ksoftirqd/110:54:341
81640,0rcu_preempt3-21ksoftirqd/008:44:480
81630,0rcu_preempt8434-21apt-get09:04:440
81630,0rcu_preempt0-21swapper/110:38:491
81620,0rcu_preempt19-21ksoftirqd/110:17:021
81620,0rcu_preempt19-21ksoftirqd/109:13:411
81610,0rcu_preempt19-21ksoftirqd/112:20:431
81610,0rcu_preempt19-21ksoftirqd/112:15:151
81610,0rcu_preempt19-21ksoftirqd/109:30:281
10050610,0irq/346-484840022284-1kworker/1:2H10:00:191
10050610,0irq/346-484840016287-1kworker/1:2H12:36:541
81600,0rcu_preempt19-21ksoftirqd/109:35:011
81600,0rcu_preempt19-21ksoftirqd/107:45:111
294799602,0cyclictest0-21swapper/007:39:340
2947996014,0cyclictest21423-21munin-node0
81590,0rcu_preempt19-21ksoftirqd/111:04:011
2947995916,0cyclictest23812-21ssh10:31:210
294799591,0cyclictest9920-21diskmemload11:34:510
294799591,0cyclictest2922-1kworker/0:0H07:19:330
10050590,0irq/346-48484007988-1kworker/1:0H09:15:431
81580,0rcu_preempt19-21ksoftirqd/110:23:341
2947995812,0cyclictest10460-21sh12:30:020
2947995812,0cyclictest10460-21sh12:30:020
2947995811,0cyclictest9920-21diskmemload11:06:350
10050580,0irq/346-484840025296-1kworker/1:0H11:29:531
10050580,0irq/346-484840019195-1kworker/1:1H10:27:101
10050580,0irq/346-484840017394-1kworker/1:0H09:55:201
81570,0rcu_preempt3-21ksoftirqd/009:49:510
81570,0rcu_preempt19-21ksoftirqd/111:06:491
81570,0rcu_preempt19-21ksoftirqd/107:39:541
294799578,0cyclictest0-21swapper/008:19:340
294799572,0cyclictest6226-21ping07:39:440
294799572,0cyclictest0-21swapper/010:09:330
294799562,0cyclictest6226-21ping07:24:460
294799562,0cyclictest0-21swapper/008:49:570
294799562,0cyclictest0-21swapper/007:14:110
10050560,0irq/346-484840054-21kswapd011:41:401
10050560,0irq/346-484840014336-1kworker/1:0H10:30:311
81550,0rcu_preempt19-21ksoftirqd/111:45:011
81550,0rcu_preempt19-21ksoftirqd/107:35:501
294799552,0cyclictest6226-21ping07:29:450
294799552,0cyclictest0-21swapper/012:07:060
2947995512,0cyclictest31428-21if_eth308:34:530
294799551,0cyclictest6226-21ping07:44:460
10050550,0irq/346-484840017522-1kworker/1:4H09:29:281
81540,0rcu_preempt19-21ksoftirqd/108:24:451
294799542,0cyclictest22309-1kworker/0:2H08:09:450
2947995414,0cyclictest16378-21df07:49:470
10050540,0irq/346-48484006487-1kworker/1:2H12:29:361
10050540,0irq/346-48484006487-1kworker/1:2H12:29:361
81530,0rcu_preempt19-21ksoftirqd/110:48:171
81530,0rcu_preempt19-21ksoftirqd/109:44:561
294799531,0cyclictest26016-21latency_hist08:19:350
294799531,0cyclictest17842-21munin-node0
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional