You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-22 - 22:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Fri May 22, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81830,0rcu_preempt0-21swapper/109:18:111
81750,0rcu_preempt19-21ksoftirqd/110:15:101
81740,0rcu_preempt19-21ksoftirqd/110:30:561
81740,0rcu_preempt19-21ksoftirqd/110:27:501
81740,0rcu_preempt19-21ksoftirqd/110:27:501
81740,0rcu_preempt19-21ksoftirqd/109:09:541
81730,0rcu_preempt19-21ksoftirqd/109:58:441
81690,0rcu_preempt19-21ksoftirqd/107:18:131
81680,0rcu_preempt19-21ksoftirqd/112:35:351
81670,0rcu_preempt19-21ksoftirqd/112:08:171
81670,0rcu_preempt19-21ksoftirqd/110:18:051
81670,0rcu_preempt19-21ksoftirqd/107:36:231
81660,0rcu_preempt19-21ksoftirqd/109:23:321
81660,0rcu_preempt19-21ksoftirqd/108:15:531
81650,0rcu_preempt19-21ksoftirqd/110:57:341
81650,0rcu_preempt19-21ksoftirqd/110:57:341
81640,0rcu_preempt3-21ksoftirqd/012:18:210
81640,0rcu_preempt3-21ksoftirqd/007:03:140
81630,0rcu_preempt19-21ksoftirqd/111:33:071
81630,0rcu_preempt19-21ksoftirqd/109:43:251
9950610,0irq/345-4848400181ktimersoftd/110:50:371
81610,0rcu_preempt19-21ksoftirqd/111:39:391
81610,0rcu_preempt19-21ksoftirqd/109:38:191
81610,0rcu_preempt19-21ksoftirqd/109:38:191
81610,0rcu_preempt0-21swapper/112:06:471
81600,0rcu_preempt19-21ksoftirqd/112:14:271
81590,0rcu_preempt19-21ksoftirqd/111:57:381
81590,0rcu_preempt19-21ksoftirqd/111:43:031
81590,0rcu_preempt19-21ksoftirqd/110:03:421
81580,0rcu_preempt19-21ksoftirqd/112:24:111
81570,0rcu_preempt3-21ksoftirqd/009:43:070
81570,0rcu_preempt29964-21kworker/0:108:11:110
81570,0rcu_preempt19-21ksoftirqd/110:43:071
81570,0rcu_preempt19-21ksoftirqd/109:37:361
81560,0rcu_preempt19-21ksoftirqd/111:15:001
81550,0rcu_preempt3-21ksoftirqd/009:35:010
81550,0rcu_preempt3-21ksoftirqd/008:23:210
81540,0rcu_preempt3-21ksoftirqd/012:28:120
81540,0rcu_preempt3-21ksoftirqd/008:51:570
81540,0rcu_preempt26350-21ping08:13:070
81540,0rcu_preempt19-21ksoftirqd/111:49:071
81530,0rcu_preempt3-21ksoftirqd/012:23:180
81530,0rcu_preempt3-21ksoftirqd/008:06:070
81530,0rcu_preempt19-21ksoftirqd/112:28:171
10050530,0irq/346-484840029880-21meminfo10:58:180
81520,0rcu_preempt3-21ksoftirqd/011:13:190
81520,0rcu_preempt3-21ksoftirqd/010:46:490
81520,0rcu_preempt3-21ksoftirqd/010:02:110
81520,0rcu_preempt3-21ksoftirqd/008:56:150
81520,0rcu_preempt19-21ksoftirqd/108:08:141
10050520,0irq/346-484840019595-1kworker/0:1H10:24:070
10050520,0irq/346-484840019595-1kworker/0:1H10:24:070
9950510,0irq/345-484840020080-1kworker/0:0H09:19:150
9950510,0irq/345-48484000-21swapper/010:18:520
81510,0rcu_preempt3-21ksoftirqd/009:40:590
81510,0rcu_preempt3-21ksoftirqd/009:40:590
81510,0rcu_preempt25796-21kworker/1:211:18:211
81510,0rcu_preempt19-21ksoftirqd/110:39:421
81510,0rcu_preempt13773-21kworker/0:211:22:100
81500,0rcu_preempt5691-21kworker/0:009:31:050
81500,0rcu_preempt3-21ksoftirqd/011:53:130
81500,0rcu_preempt3-21ksoftirqd/011:28:120
81500,0rcu_preempt3-21ksoftirqd/011:23:170
81500,0rcu_preempt3-21ksoftirqd/010:38:140
81500,0rcu_preempt3-21ksoftirqd/009:55:110
81500,0rcu_preempt30437-21kworker/0:012:06:220
81500,0rcu_preempt19-21ksoftirqd/108:17:561
10050500,0irq/346-484840013591-21latency_hist11:47:550
81490,0rcu_preempt3-21ksoftirqd/010:54:570
81490,0rcu_preempt3-21ksoftirqd/010:54:570
81490,0rcu_preempt3-21ksoftirqd/010:30:180
81490,0rcu_preempt3-21ksoftirqd/009:13:180
81490,0rcu_preempt3-21ksoftirqd/007:09:390
81490,0rcu_preempt19-21ksoftirqd/112:21:221
81490,0rcu_preempt19-21ksoftirqd/108:36:381
81480,0rcu_preempt3-21ksoftirqd/011:58:160
81480,0rcu_preempt3-21ksoftirqd/011:48:060
81480,0rcu_preempt3-21ksoftirqd/011:04:230
81480,0rcu_preempt3-21ksoftirqd/009:48:230
81480,0rcu_preempt3-21ksoftirqd/007:58:070
81480,0rcu_preempt23463-21kworker/1:008:48:091
81480,0rcu_preempt19-21ksoftirqd/111:58:061
81480,0rcu_preempt19-21ksoftirqd/111:23:101
81480,0rcu_preempt19-21ksoftirqd/109:13:071
81480,0rcu_preempt19-21ksoftirqd/107:56:541
10050480,0irq/346-484840010847-21ssh10:06:430
9950470,0irq/345-484840032294-21ssh09:22:550
81470,0rcu_preempt3-21ksoftirqd/012:08:300
81470,0rcu_preempt3-21ksoftirqd/011:36:190
81470,0rcu_preempt3-21ksoftirqd/011:08:130
81470,0rcu_preempt3-21ksoftirqd/010:51:280
81470,0rcu_preempt3-21ksoftirqd/009:02:210
81470,0rcu_preempt3-21ksoftirqd/007:14:270
81470,0rcu_preempt28107-21ssh12:33:400
81470,0rcu_preempt19-21ksoftirqd/108:22:551
81470,0rcu_preempt19-21ksoftirqd/108:03:401
81470,0rcu_preempt19-21ksoftirqd/107:58:121
81470,0rcu_preempt19-21ksoftirqd/107:03:191
81460,0rcu_preempt3-21ksoftirqd/009:09:450
81460,0rcu_preempt3-21ksoftirqd/007:55:070
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional