You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-18 - 09:22

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Mon May 18, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811580,0rcu_preempt851-21rngd22:38:171
811430,0rcu_preempt19-21ksoftirqd/122:38:001
811280,0rcu_preempt19-21ksoftirqd/100:13:261
811150,0rcu_preempt3-21ksoftirqd/021:14:040
811110,0rcu_preempt19-21ksoftirqd/121:33:111
811090,0rcu_preempt19-21ksoftirqd/119:22:591
811090,0rcu_preempt19-21ksoftirqd/119:05:581
811030,0rcu_preempt19-21ksoftirqd/100:01:121
81940,0rcu_preempt3-21ksoftirqd/021:35:480
81940,0rcu_preempt19-21ksoftirqd/123:23:111
81920,0rcu_preempt3-21ksoftirqd/021:56:140
81920,0rcu_preempt19-21ksoftirqd/123:33:181
81920,0rcu_preempt19-21ksoftirqd/121:08:001
81880,0rcu_preempt19-21ksoftirqd/121:58:261
81850,0rcu_preempt19-21ksoftirqd/122:48:111
81850,0rcu_preempt19-21ksoftirqd/100:18:201
81840,0rcu_preempt19-21ksoftirqd/123:57:581
81840,0rcu_preempt19-21ksoftirqd/122:19:171
81840,0rcu_preempt19-21ksoftirqd/100:28:181
81840,0rcu_preempt19-21ksoftirqd/100:28:181
81830,0rcu_preempt19-21ksoftirqd/123:12:591
81820,0rcu_preempt3-21ksoftirqd/022:32:370
81820,0rcu_preempt19-21ksoftirqd/123:03:201
81810,0rcu_preempt3-21ksoftirqd/021:28:570
81790,0rcu_preempt19-21ksoftirqd/123:18:261
81790,0rcu_preempt19-21ksoftirqd/122:08:101
81790,0rcu_preempt19-21ksoftirqd/121:38:271
81780,0rcu_preempt28130-21unixbench_multi19:38:311
81770,0rcu_preempt19-21ksoftirqd/123:44:231
81770,0rcu_preempt19-21ksoftirqd/122:53:181
81770,0rcu_preempt19-21ksoftirqd/119:28:091
81760,0rcu_preempt3-21ksoftirqd/000:28:260
81760,0rcu_preempt3-21ksoftirqd/000:28:260
81750,0rcu_preempt3-21ksoftirqd/022:18:260
81750,0rcu_preempt19-21ksoftirqd/120:58:101
81740,0rcu_preempt3-21ksoftirqd/020:58:240
81740,0rcu_preempt3-21ksoftirqd/000:17:570
81740,0rcu_preempt19-21ksoftirqd/121:13:171
81730,0rcu_preempt19-21ksoftirqd/121:28:181
81720,0rcu_preempt19-21ksoftirqd/100:08:231
81700,0rcu_preempt19-21ksoftirqd/123:38:241
81690,0rcu_preempt19-21ksoftirqd/122:58:271
81690,0rcu_preempt19-21ksoftirqd/120:57:591
81690,0rcu_preempt19-21ksoftirqd/120:57:591
81690,0rcu_preempt19-21ksoftirqd/100:23:201
81680,0rcu_preempt3-21ksoftirqd/000:33:150
81680,0rcu_preempt19-21ksoftirqd/120:23:001
81680,0rcu_preempt17171-21munin-run19:07:580
81670,0rcu_preempt8931-21apt-get21:58:120
81670,0rcu_preempt4034-21munin-node0
81670,0rcu_preempt19-21ksoftirqd/121:53:571
81660,0rcu_preempt19-21ksoftirqd/121:47:591
81650,0rcu_preempt3-21ksoftirqd/023:58:180
81640,0rcu_preempt3-21ksoftirqd/023:08:200
81640,0rcu_preempt24177-21diskmemload23:28:101
81640,0rcu_preempt19-21ksoftirqd/122:03:201
81630,0rcu_preempt3-21ksoftirqd/023:26:420
81630,0rcu_preempt19-21ksoftirqd/123:48:191
81630,0rcu_preempt19-21ksoftirqd/123:48:191
81630,0rcu_preempt19-21ksoftirqd/122:44:521
81630,0rcu_preempt19-21ksoftirqd/100:03:111
81620,0rcu_preempt3-21ksoftirqd/022:23:190
81610,0rcu_preempt3-21ksoftirqd/023:28:100
81610,0rcu_preempt19-21ksoftirqd/122:17:421
253492610,0chrt10050irq/346-484840019:32:480
81600,0rcu_preempt730-1kworker/0:0H22:58:240
81600,0rcu_preempt3-21ksoftirqd/022:08:280
81590,0rcu_preempt3-21ksoftirqd/019:58:200
81580,0rcu_preempt3-21ksoftirqd/020:28:200
81580,0rcu_preempt3-21ksoftirqd/019:48:170
81580,0rcu_preempt19-21ksoftirqd/119:33:161
81570,0rcu_preempt19-21ksoftirqd/122:28:271
81570,0rcu_preempt19-21ksoftirqd/100:33:211
81560,0rcu_preempt3-21ksoftirqd/023:22:580
81560,0rcu_preempt3-21ksoftirqd/023:13:490
81560,0rcu_preempt19-21ksoftirqd/121:19:241
81550,0rcu_preempt3-21ksoftirqd/000:18:110
81550,0rcu_preempt19-21ksoftirqd/123:13:221
81540,0rcu_preempt923-21ping20:08:130
81540,0rcu_preempt3-21ksoftirqd/020:47:590
10050540,0irq/346-484840054-21kswapd022:04:110
9950530,0irq/345-4848400851-21rngd23:33:220
81530,0rcu_preempt19-21ksoftirqd/120:03:131
81520,0rcu_preempt3-21ksoftirqd/021:23:270
10050520,0irq/346-48484008627-1kworker/0:1H22:13:270
10050510,0irq/346-48484005186-1kworker/0:0H00:10:040
10050510,0irq/346-484840015569-1kworker/0:0H22:40:080
10050510,0irq/346-484840011631-21memory22:33:200
81500,0rcu_preempt3-21ksoftirqd/023:54:480
81500,0rcu_preempt19-21ksoftirqd/121:23:081
81500,0rcu_preempt19-21ksoftirqd/119:58:281
220662500,0chrt10050irq/346-484840019:22:360
13250500,0irq/301-480200031756-21sh21:48:150
10050500,0irq/346-484840019772-21munin-node0
10050500,0irq/346-484840019772-21munin-node0
81490,0rcu_preempt3-21ksoftirqd/021:18:260
81490,0rcu_preempt3-21ksoftirqd/000:07:580
81490,0rcu_preempt19-21ksoftirqd/121:43:301
10050490,0irq/346-484840028815-21munin-node0
10050490,0irq/346-48484000-21swapper/021:44:460
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional