You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-18 - 19:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Sat Jul 18, 2026 12:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811620,0rcu_preempt3-21ksoftirqd/011:14:390
811400,0rcu_preempt54-21kswapd012:32:280
811400,0rcu_preempt3-21ksoftirqd/010:08:070
811380,0rcu_preempt3-21ksoftirqd/011:29:480
811340,0rcu_preempt3-21ksoftirqd/009:23:250
81870,0rcu_preempt3-21ksoftirqd/008:02:550
81870,0rcu_preempt3-21ksoftirqd/007:58:520
81850,0rcu_preempt11365-21kworker/0:111:07:270
81840,0rcu_preempt3-21ksoftirqd/011:04:420
81840,0rcu_preempt3-21ksoftirqd/010:52:170
81840,0rcu_preempt3-21ksoftirqd/009:10:020
81830,0rcu_preempt3-21ksoftirqd/012:02:160
81830,0rcu_preempt3-21ksoftirqd/011:21:130
81830,0rcu_preempt3-21ksoftirqd/010:17:000
81830,0rcu_preempt3-21ksoftirqd/010:17:000
81830,0rcu_preempt3-21ksoftirqd/009:57:100
81830,0rcu_preempt10240-21apt-get09:42:120
81820,0rcu_preempt3-21ksoftirqd/012:09:110
81820,0rcu_preempt3-21ksoftirqd/010:45:500
81820,0rcu_preempt3-21ksoftirqd/008:29:510
81810,0rcu_preempt3-21ksoftirqd/010:50:320
81810,0rcu_preempt3-21ksoftirqd/009:12:270
81810,0rcu_preempt32110-21apt-get10:37:100
81800,0rcu_preempt3-21ksoftirqd/012:12:100
81800,0rcu_preempt3-21ksoftirqd/011:32:000
81800,0rcu_preempt3-21ksoftirqd/010:27:550
81800,0rcu_preempt3-21ksoftirqd/010:02:110
81800,0rcu_preempt3-21ksoftirqd/009:54:500
81800,0rcu_preempt1685-21kworker/0:012:24:150
81790,0rcu_preempt3-21ksoftirqd/011:01:030
81790,0rcu_preempt3-21ksoftirqd/010:33:440
81790,0rcu_preempt3-21ksoftirqd/009:47:280
81790,0rcu_preempt3-21ksoftirqd/009:18:350
81790,0rcu_preempt3-21ksoftirqd/008:24:460
10050790,0irq/346-4848400851-21rngd12:18:180
81770,0rcu_preempt3-21ksoftirqd/011:57:440
81770,0rcu_preempt3-21ksoftirqd/009:30:130
81770,0rcu_preempt23390-21kworker/0:110:12:250
81760,0rcu_preempt3-21ksoftirqd/011:52:270
81760,0rcu_preempt3-21ksoftirqd/011:48:380
81760,0rcu_preempt3-21ksoftirqd/011:46:480
81760,0rcu_preempt3-21ksoftirqd/011:46:480
81760,0rcu_preempt3-21ksoftirqd/009:01:290
81760,0rcu_preempt3-21ksoftirqd/008:37:100
81760,0rcu_preempt3-21ksoftirqd/008:12:560
81750,0rcu_preempt505-21taskset09:32:120
81750,0rcu_preempt3-21ksoftirqd/007:11:360
81750,0rcu_preempt31851-21kworker/0:109:40:350
81740,0rcu_preempt54-21kswapd011:37:130
81740,0rcu_preempt3-21ksoftirqd/012:29:440
81740,0rcu_preempt3-21ksoftirqd/008:33:580
81740,0rcu_preempt3-21ksoftirqd/008:33:580
81730,0rcu_preempt54-21kswapd008:17:280
81730,0rcu_preempt3-21ksoftirqd/010:25:340
81730,0rcu_preempt3-21ksoftirqd/008:42:530
81730,0rcu_preempt3-21ksoftirqd/008:09:490
81720,0rcu_preempt10457-21kworker/0:107:42:360
81710,0rcu_preempt3-21ksoftirqd/007:12:410
81700,0rcu_preempt3-21ksoftirqd/008:49:480
81680,0rcu_preempt3-21ksoftirqd/008:52:190
81680,0rcu_preempt3-21ksoftirqd/008:52:190
81680,0rcu_preempt3-21ksoftirqd/007:29:050
10050670,0irq/346-4848400181ktimersoftd/111:48:131
10050660,0irq/346-4848400181ktimersoftd/109:54:211
10050660,0irq/346-4848400181ktimersoftd/107:59:221
10050650,0irq/346-4848400171rcuc/112:14:461
10050650,0irq/346-4848400171rcuc/109:35:161
9950640,0irq/345-4848400171rcuc/109:31:261
81640,0rcu_preempt54-21kswapd007:21:590
10050640,0irq/346-4848400171rcuc/110:50:221
10050620,0irq/346-4848400181ktimersoftd/111:59:011
10050620,0irq/346-4848400181ktimersoftd/111:16:271
81610,0rcu_preempt19-21ksoftirqd/108:32:221
81610,0rcu_preempt19-21ksoftirqd/108:32:221
10050610,0irq/346-484840054-21kswapd011:52:271
81600,0rcu_preempt11595-21cut11:22:000
10050600,0irq/346-4848400171rcuc/110:05:321
81590,0rcu_preempt10457-21kworker/0:107:47:100
10050590,0irq/346-4848400171rcuc/112:36:071
10050590,0irq/346-4848400171rcuc/111:25:181
10050580,0irq/346-4848400181ktimersoftd/109:49:011
10050560,0irq/346-4848400171rcuc/111:18:071
10050550,0irq/346-4848400171rcuc/112:17:251
10050550,0irq/346-4848400171rcuc/110:59:081
81540,0rcu_preempt3-21ksoftirqd/007:37:350
10050540,0irq/346-484840054-21kswapd010:54:241
10050540,0irq/346-4848400171rcuc/111:37:581
9950530,0irq/345-4848400171rcuc/110:18:371
9950530,0irq/345-4848400171rcuc/110:18:371
10050530,0irq/346-4848400171rcuc/112:29:061
10050530,0irq/346-4848400171rcuc/110:29:421
10050510,0irq/346-4848400181ktimersoftd/109:41:501
10050510,0irq/346-4848400171rcuc/109:45:371
10050500,0irq/346-4848400171rcuc/111:03:191
10050500,0irq/346-4848400171rcuc/110:23:101
9950490,0irq/345-48484007538-1kworker/0:0H09:06:580
81490,0rcu_preempt19-21ksoftirqd/107:02:151
10050490,0irq/346-48484007539-1kworker/1:0H09:12:481
86599488,0cyclictest895-21runrttasks11:11:061
86599481,0cyclictest7877-21diskmemload11:46:461
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional