You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-23 - 12:50

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Tue Dec 23, 2025 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811290,0rcu_preempt3-21ksoftirqd/022:46:480
811250,0rcu_preempt3-21ksoftirqd/021:25:240
811080,0rcu_preempt3-21ksoftirqd/023:01:400
811070,0rcu_preempt3-21ksoftirqd/023:27:490
811070,0rcu_preempt3-21ksoftirqd/021:59:040
811060,0rcu_preempt3-21ksoftirqd/023:39:080
811050,0rcu_preempt3-21ksoftirqd/022:11:020
811030,0rcu_preempt3-21ksoftirqd/022:15:470
811020,0rcu_preempt3-21ksoftirqd/023:42:300
811010,0rcu_preempt3-21ksoftirqd/021:31:500
811000,0rcu_preempt3-21ksoftirqd/022:20:440
811000,0rcu_preempt3-21ksoftirqd/021:10:110
811000,0rcu_preempt3-21ksoftirqd/019:55:310
81990,0rcu_preempt3-21ksoftirqd/023:54:440
81870,0rcu_preempt3-21ksoftirqd/023:30:200
81850,0rcu_preempt3-21ksoftirqd/022:30:050
81830,0rcu_preempt19-21ksoftirqd/122:52:261
81780,0rcu_preempt3-21ksoftirqd/000:08:570
81780,0rcu_preempt3-21ksoftirqd/000:08:570
227722760,0sleep09950irq/345-484840023:45:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional