You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-30 - 01:00

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Fri Aug 29, 2025 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811150,0rcu_preempt19-21ksoftirqd/109:21:121
811130,0rcu_preempt19-21ksoftirqd/110:21:171
811110,0rcu_preempt19-21ksoftirqd/110:00:371
811050,0rcu_preempt22251-1kworker/1:0H08:21:131
81960,0rcu_preempt19-21ksoftirqd/108:11:321
81870,0rcu_preempt19-21ksoftirqd/111:54:511
10050850,0irq/346-48484003-21ksoftirqd/010:25:580
81830,0rcu_preempt16931-1kworker/1:2H10:08:541
9950780,0irq/345-4848400111rcuc/010:10:500
81780,0rcu_preempt753-21rngd11:59:260
9950770,0irq/345-4848400111rcuc/011:55:430
10050770,0irq/346-4848400111rcuc/010:17:490
10050770,0irq/346-4848400111rcuc/010:12:120
81760,0rcu_preempt3-21ksoftirqd/010:00:430
81760,0rcu_preempt3-21ksoftirqd/008:01:100
10050760,0irq/346-4848400111rcuc/010:56:190
9950750,0irq/345-484840041ktimersoftd/010:46:180
10050750,0irq/346-4848400111rcuc/009:49:450
9950740,0irq/345-484840041ktimersoftd/012:19:570
9950740,0irq/345-484840041ktimersoftd/010:41:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional