You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-17 - 22:56
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Sat Jan 17, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811060,0rcu_preempt19-21ksoftirqd/107:40:191
811010,0rcu_preempt851-21rngd11:26:111
81980,0rcu_preempt19-21ksoftirqd/111:37:251
81950,0rcu_preempt19-21ksoftirqd/111:07:121
81920,0rcu_preempt27931-21ssh12:35:221
81920,0rcu_preempt19-21ksoftirqd/109:20:111
81900,0rcu_preempt19-21ksoftirqd/109:50:211
81890,0rcu_preempt3-21ksoftirqd/009:15:290
81890,0rcu_preempt19-21ksoftirqd/112:22:421
81890,0rcu_preempt19-21ksoftirqd/112:12:491
81890,0rcu_preempt19-21ksoftirqd/111:45:341
81890,0rcu_preempt19-21ksoftirqd/111:01:021
81880,0rcu_preempt19-21ksoftirqd/111:50:221
81880,0rcu_preempt19-21ksoftirqd/110:18:441
81870,0rcu_preempt19-21ksoftirqd/109:25:461
81860,0rcu_preempt19-21ksoftirqd/112:33:041
81860,0rcu_preempt19-21ksoftirqd/112:25:171
81860,0rcu_preempt19-21ksoftirqd/110:44:021
81860,0rcu_preempt19-21ksoftirqd/110:29:191
81850,0rcu_preempt19-21ksoftirqd/111:20:571
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional