You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-19 - 06:19

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Wed Nov 19, 2025 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811090,0rcu_preempt19120-1kworker/1:1H00:12:191
144872950,0sleep010050irq/346-484840020:21:160
81820,0rcu_preempt25637-1kworker/1:1H19:19:391
84022810,0sleep010050irq/346-484840020:04:400
84022810,0sleep010050irq/346-484840020:04:400
81760,0rcu_preempt29561-21diskmemload23:54:401
81720,0rcu_preempt3560-21kworker/1:022:20:171
81720,0rcu_preempt19-21ksoftirqd/121:25:401
81700,0rcu_preempt3-21ksoftirqd/022:00:080
81700,0rcu_preempt19-21ksoftirqd/119:42:121
81690,0rcu_preempt3560-21kworker/1:000:30:111
81680,0rcu_preempt28926-1kworker/0:2H19:39:370
81670,0rcu_preempt19-21ksoftirqd/123:43:271
81650,0rcu_preempt751-21rngd19:25:551
81650,0rcu_preempt19-21ksoftirqd/123:13:571
81650,0rcu_preempt19-21ksoftirqd/123:13:571
81650,0rcu_preempt19-21ksoftirqd/120:59:381
81650,0rcu_preempt19-21ksoftirqd/100:26:471
81640,0rcu_preempt19-21ksoftirqd/123:21:181
81640,0rcu_preempt19-21ksoftirqd/122:41:311
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional