You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-08 - 04:17

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Mon Jun 08, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811170,0rcu_preempt4052-21sort23:07:570
811110,0rcu_preempt25535-21ssh21:50:551
811020,0rcu_preempt3-21ksoftirqd/021:27:380
81990,0rcu_preempt10812-21ssh22:42:001
81950,0rcu_preempt19831-21ssh21:12:361
81930,0rcu_preempt0-21swapper/100:35:551
81910,0rcu_preempt19-21ksoftirqd/122:52:191
81910,0rcu_preempt19-21ksoftirqd/122:52:191
81900,0rcu_preempt54-21kswapd021:57:231
81870,0rcu_preempt19-21ksoftirqd/121:40:561
81850,0rcu_preempt19-21ksoftirqd/123:43:481
81820,0rcu_preempt19-21ksoftirqd/123:59:121
81810,0rcu_preempt3-21ksoftirqd/021:41:500
81800,0rcu_preempt13621-1kworker/0:1H22:47:590
81800,0rcu_preempt13621-1kworker/0:1H22:47:590
81760,0rcu_preempt3-21ksoftirqd/023:54:100
81760,0rcu_preempt19-21ksoftirqd/100:14:301
81760,0rcu_preempt0-21swapper/121:36:241
81760,0rcu_preempt0-21swapper/121:36:241
81740,0rcu_preempt19-21ksoftirqd/123:57:031
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional