You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-10 - 16:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Fri Oct 10, 2025 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811370,0rcu_preempt3-21ksoftirqd/011:05:190
811290,0rcu_preempt3-21ksoftirqd/012:15:200
811290,0rcu_preempt3-21ksoftirqd/012:15:200
811130,0rcu_preempt3-21ksoftirqd/012:02:010
811090,0rcu_preempt3-21ksoftirqd/012:29:380
811080,0rcu_preempt3-21ksoftirqd/009:40:330
811060,0rcu_preempt3-21ksoftirqd/007:40:320
811050,0rcu_preempt3-21ksoftirqd/009:17:010
811010,0rcu_preempt3-21ksoftirqd/007:20:360
811000,0rcu_preempt3-21ksoftirqd/012:10:420
81990,0rcu_preempt3-21ksoftirqd/010:34:480
81990,0rcu_preempt3-21ksoftirqd/010:20:440
81990,0rcu_preempt3-21ksoftirqd/010:20:440
81970,0rcu_preempt3-21ksoftirqd/011:10:200
81960,0rcu_preempt32430-21ping07:55:321
81950,0rcu_preempt54-21kswapd009:35:420
81950,0rcu_preempt54-21kswapd009:35:420
81950,0rcu_preempt3-21ksoftirqd/011:30:420
81940,0rcu_preempt3-21ksoftirqd/011:55:470
81940,0rcu_preempt3-21ksoftirqd/010:25:510
81920,0rcu_preempt3-21ksoftirqd/009:30:440
81910,0rcu_preempt3-21ksoftirqd/009:25:510
81900,0rcu_preempt3-21ksoftirqd/011:35:510
81890,0rcu_preempt3-21ksoftirqd/007:25:500
81870,0rcu_preempt3-21ksoftirqd/008:00:480
81870,0rcu_preempt3-21ksoftirqd/007:39:020
81860,0rcu_preempt3-21ksoftirqd/007:30:560
81850,0rcu_preempt3-21ksoftirqd/007:45:340
81850,0rcu_preempt0-21swapper/009:05:430
81810,0rcu_preempt3-21ksoftirqd/011:40:350
81810,0rcu_preempt3-21ksoftirqd/011:40:350
81810,0rcu_preempt3-21ksoftirqd/011:25:470
81810,0rcu_preempt3-21ksoftirqd/010:50:350
81810,0rcu_preempt3-21ksoftirqd/007:15:410
81800,0rcu_preempt6042-21ps08:10:470
81800,0rcu_preempt3-21ksoftirqd/009:20:320
81800,0rcu_preempt3-21ksoftirqd/009:12:310
81800,0rcu_preempt3-21ksoftirqd/007:55:480
81800,0rcu_preempt16475-21df_abs08:45:390
81790,0rcu_preempt3-21ksoftirqd/009:55:440
81770,0rcu_preempt3-21ksoftirqd/011:20:360
81770,0rcu_preempt3-21ksoftirqd/011:05:420
81760,0rcu_preempt3-21ksoftirqd/010:55:470
81750,0rcu_preempt6826-21apt-get12:20:310
81750,0rcu_preempt3-21ksoftirqd/010:45:480
81750,0rcu_preempt3-21ksoftirqd/010:09:170
81740,0rcu_preempt3-21ksoftirqd/011:20:190
81740,0rcu_preempt3-21ksoftirqd/010:02:140
81730,0rcu_preempt3-21ksoftirqd/011:52:260
81730,0rcu_preempt3-21ksoftirqd/011:52:260
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional