You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-01 - 08:12

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Tue Jul 01, 2025 00:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81890,0rcu_preempt23904-21kworker/0:023:06:540
81790,0rcu_preempt19776-21ping19:27:300
81650,0rcu_preempt19-21ksoftirqd/123:37:321
81610,0rcu_preempt54-21kswapd021:53:440
81600,0rcu_preempt26374-21php-cgi21:09:491
81600,0rcu_preempt19-21ksoftirqd/123:42:161
81580,0rcu_preempt3-21ksoftirqd/019:32:200
81570,0rcu_preempt19-21ksoftirqd/122:53:561
81560,0rcu_preempt3-21ksoftirqd/022:07:070
81550,0rcu_preempt19-21ksoftirqd/123:06:541
81550,0rcu_preempt19-21ksoftirqd/122:18:581
9950540,0irq/345-4848400181ktimersoftd/121:57:101
81540,0rcu_preempt19-21ksoftirqd/119:51:541
81540,0rcu_preempt19-21ksoftirqd/119:47:051
10050540,0irq/346-48484001397-1kworker/0:2H22:02:140
81530,0rcu_preempt19-21ksoftirqd/100:32:551
81530,0rcu_preempt19-21ksoftirqd/100:11:411
10050530,0irq/346-48484006356-1kworker/0:0H23:27:010
81520,0rcu_preempt19-21ksoftirqd/123:27:171
81520,0rcu_preempt19-21ksoftirqd/123:25:021
81520,0rcu_preempt19-21ksoftirqd/100:21:541
10050520,0irq/346-484840012052-1kworker/0:0H00:15:310
81510,0rcu_preempt19-21ksoftirqd/121:17:131
81510,0rcu_preempt1115-21df_abs23:57:081
81510,0rcu_preempt1115-21df_abs23:57:081
10050510,0irq/346-484840030019-1kworker/0:2H22:34:120
10050510,0irq/346-484840018658-1kworker/0:1H00:20:120
10050510,0irq/346-484840010090-1kworker/0:1H22:12:270
81500,0rcu_preempt3-21ksoftirqd/022:42:090
81500,0rcu_preempt19-21ksoftirqd/119:07:171
81500,0rcu_preempt0-21swapper/121:27:201
81490,0rcu_preempt19-21ksoftirqd/120:57:231
10050490,0irq/346-48484000-21swapper/021:43:090
81480,0rcu_preempt19-21ksoftirqd/122:07:191
81480,0rcu_preempt19-21ksoftirqd/121:47:061
81480,0rcu_preempt16496-21cyclictest22:50:241
81480,0rcu_preempt1399-1kworker/1:4H22:23:431
10050480,0irq/346-48484004398-21munin-node0
10050480,0irq/346-484840031358-21ssh23:15:020
9950470,0irq/345-48484003-21ksoftirqd/021:11:550
9950470,0irq/345-48484000-21swapper/122:02:221
9950470,0irq/345-48484000-21swapper/019:16:540
81470,0rcu_preempt3-21ksoftirqd/019:41:090
81470,0rcu_preempt3-21ksoftirqd/019:18:160
81470,0rcu_preempt3-21ksoftirqd/019:04:340
81470,0rcu_preempt19-21ksoftirqd/120:06:541
81470,0rcu_preempt19-21ksoftirqd/100:17:081
10050470,0irq/346-484840018602-21ssh23:38:340
10050470,0irq/346-484840018262-1kworker/0:1H23:02:160
9950460,0irq/345-484840030503-1kworker/0:1H23:19:240
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional