You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-25 - 06:44

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Tue Aug 25, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811340,0rcu_preempt19-21ksoftirqd/100:21:421
811320,0rcu_preempt19-21ksoftirqd/121:31:231
811250,0rcu_preempt19-21ksoftirqd/123:43:321
811250,0rcu_preempt19-21ksoftirqd/121:10:231
811240,0rcu_preempt19-21ksoftirqd/123:02:521
811100,0rcu_preempt836-21rngd22:41:141
811090,0rcu_preempt19-21ksoftirqd/123:28:451
811090,0rcu_preempt19-21ksoftirqd/123:28:451
811060,0rcu_preempt19-21ksoftirqd/123:59:181
811050,0rcu_preempt19-21ksoftirqd/123:08:221
811050,0rcu_preempt19-21ksoftirqd/122:51:301
811030,0rcu_preempt19-21ksoftirqd/123:31:371
811020,0rcu_preempt54-21kswapd023:50:411
811010,0rcu_preempt19-21ksoftirqd/121:38:241
811010,0rcu_preempt19-21ksoftirqd/121:38:241
811010,0rcu_preempt12624-21kworker/u4:023:23:471
811000,0rcu_preempt19-21ksoftirqd/123:38:571
81990,0rcu_preempt19-21ksoftirqd/122:24:321
81970,0rcu_preempt19-21ksoftirqd/122:47:061
81960,0rcu_preempt19-21ksoftirqd/100:32:491
81960,0rcu_preempt19-21ksoftirqd/100:26:401
81930,0rcu_preempt19-21ksoftirqd/121:48:411
81930,0rcu_preempt19-21ksoftirqd/121:16:421
81890,0rcu_preempt19-21ksoftirqd/121:57:101
81880,0rcu_preempt19-21ksoftirqd/122:55:591
81850,0rcu_preempt54-21kswapd022:14:481
81830,0rcu_preempt19-21ksoftirqd/120:45:021
81830,0rcu_preempt19-21ksoftirqd/120:45:021
81820,0rcu_preempt19-21ksoftirqd/121:27:191
10050820,0irq/346-484840041ktimersoftd/022:29:480
10050790,0irq/346-484840041ktimersoftd/000:38:440
10050790,0irq/346-4848400111rcuc/022:27:370
10050780,0irq/346-484840054-21kswapd021:26:340
10050760,0irq/346-484840054-21kswapd022:21:290
10050750,0irq/346-484840054-21kswapd000:15:560
10050750,0irq/346-484840041ktimersoftd/021:20:040
10050750,0irq/346-484840041ktimersoftd/021:20:040
10050740,0irq/346-48484008834-1kworker/0:1H00:04:510
10050740,0irq/346-484840054-21kswapd023:08:480
10050740,0irq/346-484840054-21kswapd000:03:180
81730,0rcu_preempt54-21kswapd022:11:531
10050730,0irq/346-48484009189-1kworker/0:1H23:26:350
10050730,0irq/346-48484009189-1kworker/0:1H23:26:350
10050730,0irq/346-484840032035-1kworker/0:1H23:51:240
10050730,0irq/346-484840011843-1kworker/0:0H21:54:130
10050720,0irq/346-48484004303-1kworker/0:3H22:18:500
10050710,0irq/346-484840019205-1kworker/0:1H22:45:420
10050710,0irq/346-484840010215-1kworker/0:2H21:17:500
81700,0rcu_preempt54-21kswapd022:52:080
10050700,0irq/346-48484004763-1kworker/0:1H00:33:070
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional