You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-08 - 20:47

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Thu Jan 08, 2026 12:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811440,0rcu_preempt24467-21diskmemload09:23:061
811440,0rcu_preempt24467-21diskmemload09:23:061
811340,0rcu_preempt8150-1kworker/0:3H12:37:200
811000,0rcu_preempt3-21ksoftirqd/009:25:100
81880,0rcu_preempt19-21ksoftirqd/109:25:041
81850,0rcu_preempt19-21ksoftirqd/111:01:191
81850,0rcu_preempt0-21swapper/110:34:441
81830,0rcu_preempt19-21ksoftirqd/112:34:071
81830,0rcu_preempt0-21swapper/110:47:131
81830,0rcu_preempt0-21swapper/110:34:501
81820,0rcu_preempt24467-21diskmemload12:05:541
81810,0rcu_preempt0-21swapper/110:09:181
81810,0rcu_preempt0-21swapper/110:09:181
81800,0rcu_preempt19-21ksoftirqd/112:38:471
81790,0rcu_preempt24467-21diskmemload11:05:391
209522790,0chrt9950irq/345-484840010:57:120
209522790,0chrt9950irq/345-484840010:57:120
81780,0rcu_preempt24467-21diskmemload11:15:391
81780,0rcu_preempt24467-21diskmemload10:27:531
81780,0rcu_preempt24467-21diskmemload10:27:531
81770,0rcu_preempt24467-21diskmemload12:00:461
81770,0rcu_preempt24467-21diskmemload11:25:511
81770,0rcu_preempt24467-21diskmemload09:53:361
81770,0rcu_preempt24467-21diskmemload09:31:311
81760,0rcu_preempt24467-21diskmemload11:54:211
81760,0rcu_preempt19-21ksoftirqd/111:11:061
81750,0rcu_preempt24467-21diskmemload12:26:261
81740,0rcu_preempt24467-21diskmemload09:55:341
81720,0rcu_preempt24467-21diskmemload11:47:001
81720,0rcu_preempt24467-21diskmemload10:16:231
81720,0rcu_preempt24467-21diskmemload09:45:471
156912720,0sleep19950irq/345-484840009:35:171
81710,0rcu_preempt29737-21kworker/1:009:10:341
81710,0rcu_preempt24467-21diskmemload11:57:001
81710,0rcu_preempt24467-21diskmemload11:43:231
81710,0rcu_preempt24467-21diskmemload10:43:211
81710,0rcu_preempt19782-21ssh11:32:201
81710,0rcu_preempt0-21swapper/111:39:261
81700,0rcu_preempt24467-21diskmemload11:20:301
81700,0rcu_preempt24467-21diskmemload10:51:451
81700,0rcu_preempt24467-21diskmemload10:12:141
81700,0rcu_preempt24467-21diskmemload10:03:101
81700,0rcu_preempt24467-21diskmemload10:03:101
222932700,0sleep19950irq/345-484840010:20:351
81690,0rcu_preempt3-21ksoftirqd/009:37:470
81690,0rcu_preempt3-21ksoftirqd/009:10:580
81690,0rcu_preempt24467-21diskmemload12:15:441
81690,0rcu_preempt24467-21diskmemload10:59:081
81690,0rcu_preempt24467-21diskmemload10:59:081
81680,0rcu_preempt28032-1kworker/0:1H07:45:200
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional