You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-11 - 00:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Fri Jul 10, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811300,0rcu_preempt3-21ksoftirqd/011:53:370
811290,0rcu_preempt3-21ksoftirqd/012:06:210
811260,0rcu_preempt3-21ksoftirqd/012:24:110
811260,0rcu_preempt3-21ksoftirqd/009:52:490
811260,0rcu_preempt3-21ksoftirqd/009:52:490
10050950,0irq/346-484840054-21kswapd010:21:401
81770,0rcu_preempt0-21swapper/110:10:511
81760,0rcu_preempt3-21ksoftirqd/010:07:150
10050750,0irq/346-484840028521-1kworker/0:0H11:46:550
81740,0rcu_preempt19-21ksoftirqd/111:07:401
10050740,0irq/346-484840018585-1kworker/0:3H11:35:370
81710,0rcu_preempt54-21kswapd012:18:501
81710,0rcu_preempt3-21ksoftirqd/012:28:010
81710,0rcu_preempt19-21ksoftirqd/111:57:271
9950620,0irq/345-4848400171rcuc/109:13:221
81620,0rcu_preempt8357-1kworker/1:1H12:30:001
81620,0rcu_preempt3-21ksoftirqd/011:27:370
81620,0rcu_preempt19-21ksoftirqd/110:04:461
81620,0rcu_preempt19-21ksoftirqd/108:32:171
10050620,0irq/346-48484001382-1kworker/1:0H09:53:221
10050620,0irq/346-48484001382-1kworker/1:0H09:53:221
81610,0rcu_preempt54-21kswapd012:19:190
81610,0rcu_preempt19-21ksoftirqd/110:40:581
81610,0rcu_preempt19-21ksoftirqd/109:22:071
81600,0rcu_preempt19-21ksoftirqd/111:41:571
10050600,0irq/346-48484000-21swapper/111:49:501
81590,0rcu_preempt19-21ksoftirqd/111:12:181
81590,0rcu_preempt19-21ksoftirqd/110:56:151
81590,0rcu_preempt19-21ksoftirqd/110:44:491
81590,0rcu_preempt19-21ksoftirqd/109:07:361
9950580,0irq/345-484840030846-1kworker/1:1H12:22:201
9950580,0irq/345-48484002695199cyclictest09:30:041
9950580,0irq/345-48484001639-21ssh10:12:211
81580,0rcu_preempt3-21ksoftirqd/009:22:250
81580,0rcu_preempt19-21ksoftirqd/112:02:531
10050580,0irq/346-484840029089-21ssh09:34:201
9950570,0irq/345-4848400181ktimersoftd/109:45:371
81570,0rcu_preempt8401-21kworker/u4:009:57:170
81570,0rcu_preempt3-21ksoftirqd/011:39:080
81570,0rcu_preempt19-21ksoftirqd/108:12:331
10050570,0irq/346-48484000-21swapper/112:11:101
81560,0rcu_preempt3-21ksoftirqd/009:37:320
81560,0rcu_preempt0-21swapper/111:25:351
10050560,0irq/346-484840019-21ksoftirqd/112:15:111
10050560,0irq/346-4848400181ktimersoftd/110:22:471
9950550,0irq/345-4848400181ktimersoftd/110:51:461
81550,0rcu_preempt3-21ksoftirqd/010:12:240
10050550,0irq/346-48484000-21swapper/010:22:520
9950540,0irq/345-4848400181ktimersoftd/109:59:191
9950540,0irq/345-4848400181ktimersoftd/109:48:511
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional