You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-24 - 17:05

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Mon Nov 24, 2025 12:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811310,0rcu_preempt3-21ksoftirqd/010:21:410
811270,0rcu_preempt3-21ksoftirqd/012:30:090
811250,0rcu_preempt3-21ksoftirqd/011:50:500
811200,0rcu_preempt0-21swapper/009:40:470
811100,0rcu_preempt3-21ksoftirqd/011:40:330
811020,0rcu_preempt3-21ksoftirqd/012:37:580
811010,0rcu_preempt3-21ksoftirqd/011:00:360
81980,0rcu_preempt54-21kswapd011:57:330
81910,0rcu_preempt3-21ksoftirqd/009:09:440
81890,0rcu_preempt25917-21kworker/0:211:38:470
81840,0rcu_preempt3-21ksoftirqd/010:28:420
81820,0rcu_preempt20367-21kworker/0:010:37:020
81820,0rcu_preempt20367-21kworker/0:010:37:020
81810,0rcu_preempt3275-21kworker/0:109:21:150
81810,0rcu_preempt3-21ksoftirqd/009:49:440
81810,0rcu_preempt3-21ksoftirqd/009:49:440
81810,0rcu_preempt3-21ksoftirqd/007:59:230
81810,0rcu_preempt20367-21kworker/0:010:29:460
81800,0rcu_preempt54-21kswapd007:45:120
81800,0rcu_preempt3-21ksoftirqd/009:33:560
81800,0rcu_preempt29889-21kworker/0:109:45:040
81790,0rcu_preempt3-21ksoftirqd/011:49:320
81790,0rcu_preempt3-21ksoftirqd/010:05:190
81790,0rcu_preempt3-21ksoftirqd/008:08:030
81780,0rcu_preempt6034-21kworker/0:009:54:560
81780,0rcu_preempt11443-21kworker/0:112:24:320
81770,0rcu_preempt588-21kworker/u4:007:19:570
81770,0rcu_preempt3-21ksoftirqd/011:25:470
81770,0rcu_preempt3-21ksoftirqd/011:15:020
81770,0rcu_preempt21646-21kworker/0:208:11:390
81770,0rcu_preempt21646-21kworker/0:208:11:390
81760,0rcu_preempt3-21ksoftirqd/012:13:530
81760,0rcu_preempt3-21ksoftirqd/012:08:010
81760,0rcu_preempt3-21ksoftirqd/008:59:330
81760,0rcu_preempt26426-21kworker/0:208:24:510
81760,0rcu_preempt26049-1kworker/0:2H11:10:440
81760,0rcu_preempt20367-21kworker/0:010:48:540
81750,0rcu_preempt3-21ksoftirqd/012:27:230
81750,0rcu_preempt3-21ksoftirqd/010:44:000
81750,0rcu_preempt3-21ksoftirqd/010:09:560
81750,0rcu_preempt3-21ksoftirqd/009:35:040
81750,0rcu_preempt3-21ksoftirqd/008:18:030
81750,0rcu_preempt3-21ksoftirqd/008:02:480
81750,0rcu_preempt25917-21kworker/0:211:22:190
81750,0rcu_preempt24734-21kworker/0:108:20:030
81740,0rcu_preempt3-21ksoftirqd/012:17:250
81740,0rcu_preempt3-21ksoftirqd/012:01:570
81740,0rcu_preempt3-21ksoftirqd/011:06:060
81740,0rcu_preempt3-21ksoftirqd/010:00:080
81730,0rcu_preempt7331-21kworker/0:107:42:020
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional