You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-07-26 - 18:47

Intel(R) Core(TM) i7 CPU 950 @ 3.07GHz, Linux 2.6.33.7.2-rt30-32 (Profile)

Latency plot of system in rack #b, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot5.osadl.org (updated Mon Jul 26, 2021 12:43:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
352622221sleep20-21swapper11:02:432
993621817sleep20-21swapper08:11:412
951821817sleep20-21swapper09:11:122
870621817sleep20-21swapper11:10:362
860821817sleep20-21swapper10:10:022
762621817sleep20-21swapper07:06:112
684921817sleep20-21swapper09:06:072
642821817sleep20-21swapper10:05:372
63821817sleep10-21swapper10:55:541
603721817sleep20-21swapper11:05:322
59421817sleep20-21swapper10:55:232
583621817sleep20-21swapper12:08:062
501921817sleep20-21swapper08:04:372
490621817sleep20-21swapper07:00:272
474621817sleep10-21swapper08:03:401
455921817sleep20-21swapper08:01:012
41821817sleep10-21swapper11:58:201
381521817sleep20-21swapper10:01:212
3272721817sleep20-21swapper11:56:052
325721817sleep10-21swapper12:04:211
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional