You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-10-03 - 13:37

x86 Intel Core i7-950 @3.06 GHz, Linux 2.6.33.7.2-rt30-32 (Profile)

Latency plot of system in rack #b, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot5.osadl.org (updated Mon Oct 03, 2022 00:43:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1708722625sleep70-21swapper19:29:247
1941622221sleep10-21swapper20:35:041
813022019sleep50-21swapper22:17:045
813022019sleep50-21swapper22:17:045
2525522019sleep20-21swapper19:46:552
1936322019sleep20-21swapper20:34:172
1721922019sleep30-21swapper20:33:383
2595621917sleep50-21swapper18:48:405
1444021919sleep40-21swapper22:28:394
979399182cyclictest0-21swapper22:28:250
909621817sleep10-21swapper19:14:291
812621817sleep10-21swapper22:17:001
812621817sleep10-21swapper22:17:001
763821817sleep50-21swapper23:14:585
3086321817sleep10-21swapper18:55:321
2416721817sleep10-21swapper22:47:491
2131321817sleep10-21swapper22:40:041
2092221817sleep20-21swapper23:39:202
1760421817sleep30-21swapper18:31:253
1560521817sleep60-21swapper23:29:316
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional