You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-28 - 15:47

x86 Intel Core i7-950 @3.06 GHz, Linux 2.6.33.7.2-rt30-32 (Profile)

Latency plot of system in rack #b, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot5.osadl.org (updated Sat May 28, 2022 12:43:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3109222726sleep30-21swapper10:36:073
1336222726sleep40-21swapper06:10:544
1143522727sleep40-21swapper07:35:214
921622625sleep30-21swapper07:14:483
323022625sleep10-21swapper11:18:061
3213622625sleep30-21swapper10:45:273
3049722625sleep10-21swapper10:30:201
2953122625sleep70-21swapper10:22:107
2900222625sleep10-21swapper10:17:241
2524422625sleep30-21swapper09:43:173
2524422625sleep30-21swapper09:43:173
2139822625sleep30-21swapper06:26:303
2029622625sleep10-21swapper08:57:371
2008122625sleep40-21swapper08:54:284
1756622625sleep10-21swapper08:32:241
1567522625sleep50-21swapper06:14:315
1547422625sleep40-21swapper08:13:394
1205022625sleep70-21swapper07:41:247
3097322521sleep40-21swapper10:34:234
376522424sleep40-21swapper11:22:574
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional