You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-29 - 07:06

x86 Intel Core i7-950 @3.06 GHz, Linux 2.6.33.7.2-rt30-32 (Profile)

Latency plot of system in rack #b, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot5.osadl.org (updated Sun Jan 29, 2023 00:43:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2008622827sleep50-21swapper17:38:575
255422625sleep40-21swapper22:11:384
2160522625sleep10-21swapper21:47:101
36322423sleep60-21swapper20:05:116
3052822423sleep50-21swapper20:02:305
2178022321sleep50-21swapper20:44:565
556822221sleep40-21swapper21:16:484
41222221sleep10-21swapper20:05:541
324422221sleep60-21swapper20:11:436
2985122221sleep60-21swapper21:00:416
2981022221sleep10-21swapper21:00:041
255622221sleep60-21swapper22:11:406
2421522221sleep10-21swapper21:51:101
2259922221sleep20-21swapper18:46:402
1921422221sleep50-21swapper20:41:205
1902122221sleep10-21swapper20:38:351
1739922221sleep10-21swapper17:33:411
1671422221sleep40-21swapper19:33:484
1669322221sleep10-21swapper19:33:291
1655722221sleep10-21swapper20:36:271
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional