You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-19 - 09:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot7s.osadl.org (updated Sun Apr 19, 2026 00:44:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
105554921450,3sleep20-21swapper/222:55:222
106663921380,10sleep234-21ksoftirqd/223:30:112
106663921380,10sleep234-21ksoftirqd/223:30:112
97389021170,9sleep10-21swapper/119:05:281
100024521030,2sleep13056-21PK-Backend20:20:111
97433228139,14sleep20-21swapper/219:09:562
97360826642,15sleep30-21swapper/319:05:223
97429526241,14sleep00-21swapper/019:09:250
9842162510,2sleep30-21swapper/319:35:143
10422532510,3sleep13056-21PK-Backend22:20:131
10422532510,3sleep13056-21PK-Backend22:20:131
10780112490,3sleep13056-21PK-Backend00:00:211
9854022480,3sleep03056-21PK-Backend19:40:000
10721702480,1sleep20-21swapper/223:45:112
10105852350,11chrt34-21ksoftirqd/220:50:032
10547392330,2sleep10-21swapper/122:55:131
974488992824,3cyclictest411rcuc/319:56:013
974488992724,2cyclictest411rcuc/319:48:003
97448899263,11cyclictest141rcu_preempt19:23:183
974488992623,2cyclictest411rcuc/319:14:593
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional