You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-19 - 19:44

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot7s.osadl.org (updated Fri Dec 19, 2025 12:44:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
397887421140,10sleep13978876-21processes11:30:281
400123521110,5sleep3411rcuc/312:30:303
397905921070,4sleep00-21swapper/011:30:310
39133752950,8sleep342-21ksoftirqd/308:25:193
39842802930,4sleep30-21swapper/311:45:243
39842802930,4sleep30-21swapper/311:45:233
38879402930,6sleep10-21swapper/107:15:061
39332962920,6sleep30-21swapper/309:20:243
39332962920,6sleep30-21swapper/309:20:243
197399830,5rtkit-daemon0-21swapper/009:55:390
197399830,5rtkit-daemon0-21swapper/007:40:430
197399820,6rtkit-daemon4497-21PK-Backend07:55:250
197399820,5rtkit-daemon0-21swapper/008:56:210
197399810,4rtkit-daemon0-21swapper/008:13:520
197399800,6rtkit-daemon4497-21PK-Backend09:24:201
197399800,6rtkit-daemon4497-21PK-Backend09:24:201
197399800,6rtkit-daemon4497-21PK-Backend07:10:150
197399790,6rtkit-daemon0-21swapper/009:41:080
197399790,5rtkit-daemon0-21swapper/007:33:520
197399780,5rtkit-daemon0-21swapper/008:32:120
197399770,5rtkit-daemon4497-21PK-Backend07:50:160
197399750,60rtkit-daemon0-21swapper/007:08:520
388405527347,16sleep30-21swapper/307:05:123
197399730,5rtkit-daemon0-21swapper/009:48:540
197399720,4rtkit-daemon4497-21PK-Backend10:46:101
388552926546,12sleep20-21swapper/207:10:012
39063492630,5sleep2331rcuc/208:05:212
388538126342,14sleep10-21swapper/107:08:101
197399610,9rtkit-daemon1972-21rtkit-daemon10:27:200
197399610,9rtkit-daemon1972-21rtkit-daemon10:20:101
3885674996020,35cyclictest3972782-21expr11:15:131
3885674995918,11cyclictest3912231-21seq08:22:501
39388502580,7sleep00-21swapper/009:35:290
197399580,9rtkit-daemon1972-21rtkit-daemon10:10:440
3885674995714,13cyclictest2372-21snap-store12:27:391
3885674995619,32cyclictest3993677-21grep12:10:251
3885674995619,32cyclictest3993677-21grep12:10:251
3885674995515,11cyclictest3996179-21date12:20:011
197399550,8rtkit-daemon1972-21rtkit-daemon11:58:291
3885679995446,5cyclictest341ksoftirqd/211:21:022
3885679995446,5cyclictest341ksoftirqd/211:21:022
3885674995413,13cyclictest3996770-21basename12:20:191
388567499529,13cyclictest3930995-21hddtemp_smartct09:15:181
388567499523,20cyclictest3925842-21ntpq09:00:241
3885674995219,6cyclictest3887469-21latency_hist07:15:011
3885674995215,12cyclictest3943078-21awk09:50:111
3885674995212,11cyclictest3952549-21swap10:15:281
39995102510,4chrt0-21swapper/212:26:062
3885674995118,8cyclictest4497-21PK-Backend09:25:121
3885674995117,7cyclictest3940154-21missed_timers09:40:231
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional