You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-31 - 08:18
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Sat Jan 31, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811270,0rcu_preempt19-21ksoftirqd/119:24:411
811260,0rcu_preempt3-21ksoftirqd/000:19:580
811250,0rcu_preempt19-21ksoftirqd/120:20:081
811240,0rcu_preempt18565-21kworker/1:123:15:041
811220,0rcu_preempt19-21ksoftirqd/119:40:011
811160,0rcu_preempt19-21ksoftirqd/119:44:531
811140,0rcu_preempt19-21ksoftirqd/122:19:541
811100,0rcu_preempt19-21ksoftirqd/100:20:061
811090,0rcu_preempt19-21ksoftirqd/100:25:061
811080,0rcu_preempt10314-21kworker/1:200:00:091
811050,0rcu_preempt3-21ksoftirqd/022:05:090
811050,0rcu_preempt19-21ksoftirqd/119:25:561
81990,0rcu_preempt0-21swapper/122:24:581
81960,0rcu_preempt9950irq/345-484840019:39:490
81960,0rcu_preempt19-21ksoftirqd/123:46:541
81950,0rcu_preempt54-21kswapd023:24:441
81950,0rcu_preempt19-21ksoftirqd/119:15:061
81950,0rcu_preempt19-21ksoftirqd/119:15:061
81940,0rcu_preempt54-21kswapd022:48:061
81940,0rcu_preempt19-21ksoftirqd/122:03:281
81920,0rcu_preempt19-21ksoftirqd/100:14:471
81920,0rcu_preempt19-21ksoftirqd/100:14:471
81900,0rcu_preempt54-21kswapd023:04:391
81900,0rcu_preempt0-21swapper/121:45:061
81880,0rcu_preempt54-21kswapd021:31:371
81880,0rcu_preempt54-21kswapd021:31:371
81880,0rcu_preempt19-21ksoftirqd/123:40:041
81870,0rcu_preempt19-21ksoftirqd/121:35:001
81870,0rcu_preempt19-21ksoftirqd/121:35:001
81860,0rcu_preempt19-21ksoftirqd/123:32:111
81860,0rcu_preempt19-21ksoftirqd/121:53:361
81840,0rcu_preempt19-21ksoftirqd/123:52:541
81840,0rcu_preempt19-21ksoftirqd/121:24:321
81840,0rcu_preempt0-21swapper/122:55:281
81840,0rcu_preempt0-21swapper/122:15:371
81830,0rcu_preempt2658-21kworker/1:100:34:541
81830,0rcu_preempt19-21ksoftirqd/122:43:191
81820,0rcu_preempt19-21ksoftirqd/123:22:251
81820,0rcu_preempt19-21ksoftirqd/121:14:551
81810,0rcu_preempt19-21ksoftirqd/119:50:021
81810,0rcu_preempt19-21ksoftirqd/100:32:481
81790,0rcu_preempt30735-1kworker/1:0H19:59:461
81790,0rcu_preempt0-21swapper/121:40:101
81780,0rcu_preempt19-21ksoftirqd/121:54:511
81780,0rcu_preempt0-21swapper/100:05:101
81770,0rcu_preempt19-21ksoftirqd/122:08:301
81770,0rcu_preempt19-21ksoftirqd/119:30:041
81760,0rcu_preempt19-21ksoftirqd/121:10:561
81760,0rcu_preempt0-21swapper/122:50:061
81750,0rcu_preempt19-21ksoftirqd/120:35:051
81730,0rcu_preempt19-21ksoftirqd/121:27:301
81720,0rcu_preempt9181-21ssh23:34:590
81720,0rcu_preempt19-21ksoftirqd/119:10:021
81700,0rcu_preempt19-21ksoftirqd/123:39:131
81700,0rcu_preempt11895-21ntpq23:05:041
81700,0rcu_preempt11895-21ntpq23:05:041
81680,0rcu_preempt2545-21ping20:12:031
81680,0rcu_preempt0-21swapper/123:56:121
81660,0rcu_preempt2545-21ping19:56:531
81660,0rcu_preempt19-21ksoftirqd/122:14:021
81660,0rcu_preempt19-21ksoftirqd/120:25:091
81650,0rcu_preempt2545-21ping20:17:511
81650,0rcu_preempt0-21swapper/122:33:441
1884599651,0cyclictest8463-1kworker/0:4H23:23:190
81640,0rcu_preempt0-21swapper/100:12:011
81630,0rcu_preempt19-21ksoftirqd/120:04:591
1884599637,0cyclictest25861-1kworker/0:0H22:50:470
1884599632,0cyclictest24203-21runrttasks19:25:010
1884599631,0cyclictest18373-1kworker/0:0H22:10:020
81620,0rcu_preempt19-21ksoftirqd/121:05:041
81620,0rcu_preempt0-21swapper/121:00:021
1884599629,0cyclictest0-21swapper/021:57:220
1884599622,0cyclictest25752-21dropbear19:29:560
1884599622,0cyclictest22132-21ping19:19:400
1884599622,0cyclictest22132-21ping19:19:400
1884599621,0cyclictest22132-21ping19:19:500
1884599612,0cyclictest0-21swapper/023:24:520
18845996114,0cyclictest5340-21ssh22:25:460
18845996112,0cyclictest10050irq/346-484840023:02:470
1884599601,0cyclictest28745-21latency_hist19:39:410
81590,0rcu_preempt54-21kswapd023:14:251
81590,0rcu_preempt19-21ksoftirqd/120:30:031
81590,0rcu_preempt19-21ksoftirqd/120:30:031
81590,0rcu_preempt0-21swapper/122:34:461
1884599597,0cyclictest4847-21ssh21:53:150
1884599593,0cyclictest23602-1kworker/0:2H21:46:000
1884599592,0cyclictest6310-21ssh00:37:200
1884599591,0cyclictest23630-21apt-get23:49:520
1884599591,0cyclictest11256-1kworker/0:1H22:03:240
81580,0rcu_preempt0-21swapper/120:40:021
1884599587,0cyclictest15888-1kworker/0:1H21:34:460
1884599587,0cyclictest15888-1kworker/0:1H21:34:460
1884599586,0cyclictest18179-21ssh00:16:090
1884599586,0cyclictest18179-21ssh00:16:090
1884599585,0cyclictest0-21swapper/023:59:200
1884599582,0cyclictest11641-21if_eth223:05:000
1884599582,0cyclictest11641-21if_eth223:05:000
1884599578,0cyclictest15864-1kworker/0:1H22:38:260
1884599572,0cyclictest0-21swapper/021:14:510
18845995716,0cyclictest4050-21seq22:57:220
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional