You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-02 - 15:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Thu Apr 02, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
10050930,0irq/346-484840054-21kswapd010:29:090
81650,0rcu_preempt3-21ksoftirqd/009:48:430
81640,0rcu_preempt5349-21kworker/0:111:48:520
81590,0rcu_preempt3-21ksoftirqd/008:23:550
81580,0rcu_preempt3-21ksoftirqd/009:33:530
81580,0rcu_preempt3-21ksoftirqd/008:04:060
9950570,0irq/345-4848400181ktimersoftd/111:12:471
81570,0rcu_preempt3-21ksoftirqd/012:19:090
81570,0rcu_preempt3-21ksoftirqd/008:15:210
81560,0rcu_preempt3-21ksoftirqd/011:56:260
81560,0rcu_preempt3-21ksoftirqd/011:56:260
81560,0rcu_preempt29751-21kworker/0:108:22:030
81550,0rcu_preempt3-21ksoftirqd/010:14:040
81550,0rcu_preempt3-21ksoftirqd/007:03:490
10050550,0irq/346-4848400154671ssh12:29:000
81540,0rcu_preempt9368-21kworker/0:211:35:040
81540,0rcu_preempt3-21ksoftirqd/011:30:500
81540,0rcu_preempt3-21ksoftirqd/010:34:080
81540,0rcu_preempt3-21ksoftirqd/010:18:440
81540,0rcu_preempt3-21ksoftirqd/008:33:580
81540,0rcu_preempt19-21ksoftirqd/110:55:271
81540,0rcu_preempt19-21ksoftirqd/110:30:411
81530,0rcu_preempt3-21ksoftirqd/011:03:540
81530,0rcu_preempt3-21ksoftirqd/007:53:550
81530,0rcu_preempt24502-21apt-get09:53:520
81530,0rcu_preempt14790-21kworker/0:110:24:300
10050530,0irq/346-48484000-21swapper/011:39:280
10050530,0irq/346-48484000-21swapper/010:40:310
81520,0rcu_preempt3-21ksoftirqd/011:45:570
81520,0rcu_preempt3-21ksoftirqd/010:44:090
81520,0rcu_preempt3-21ksoftirqd/009:59:030
81520,0rcu_preempt3-21ksoftirqd/009:38:580
81520,0rcu_preempt25560-21kworker/0:010:09:030
81520,0rcu_preempt19-21ksoftirqd/108:16:451
10050520,0irq/346-484840024767-21chrt12:04:590
10050520,0irq/346-484840024767-21chrt12:04:590
81510,0rcu_preempt32358-21apt-get09:28:520
81510,0rcu_preempt3-21ksoftirqd/012:35:020
81510,0rcu_preempt3-21ksoftirqd/011:24:110
81510,0rcu_preempt3-21ksoftirqd/010:04:110
81510,0rcu_preempt3-21ksoftirqd/009:14:440
81510,0rcu_preempt3-21ksoftirqd/008:03:190
81510,0rcu_preempt19-21ksoftirqd/110:35:471
81510,0rcu_preempt19-21ksoftirqd/108:01:431
81500,0rcu_preempt3-21ksoftirqd/011:16:500
81500,0rcu_preempt3-21ksoftirqd/010:58:580
81500,0rcu_preempt3-21ksoftirqd/009:48:530
81500,0rcu_preempt20526-21kworker/0:010:58:010
81500,0rcu_preempt0-21swapper/112:02:001
10050500,0irq/346-4848400851-21rngd09:12:190
81490,0rcu_preempt3-21ksoftirqd/011:59:000
81480,0rcu_preempt5349-21kworker/0:112:16:250
81480,0rcu_preempt3-21ksoftirqd/012:09:020
81480,0rcu_preempt3-21ksoftirqd/011:19:090
81480,0rcu_preempt3-21ksoftirqd/008:38:550
81480,0rcu_preempt3-21ksoftirqd/008:08:570
81480,0rcu_preempt29751-21kworker/0:109:28:260
81480,0rcu_preempt19-21ksoftirqd/108:07:111
10050480,0irq/346-484840024114-1kworker/1:2H10:28:411
81470,0rcu_preempt3-21ksoftirqd/012:28:360
81470,0rcu_preempt3-21ksoftirqd/011:08:560
81470,0rcu_preempt3-21ksoftirqd/009:22:110
81470,0rcu_preempt3-21ksoftirqd/007:33:220
81470,0rcu_preempt19-21ksoftirqd/110:19:361
81470,0rcu_preempt19-21ksoftirqd/109:23:531
81470,0rcu_preempt12192-21kworker/1:210:50:201
81460,0rcu_preempt3-21ksoftirqd/008:53:560
81460,0rcu_preempt3-21ksoftirqd/007:24:060
81460,0rcu_preempt19-21ksoftirqd/108:20:381
81460,0rcu_preempt15817-21ssh12:29:051
81460,0rcu_preempt14019-21df_inode10:48:570
81450,0rcu_preempt9375-21apt-get08:58:530
81450,0rcu_preempt6078-21apt-get08:48:530
81450,0rcu_preempt29751-21kworker/0:108:48:430
81450,0rcu_preempt19-21ksoftirqd/112:28:311
81450,0rcu_preempt19-21ksoftirqd/107:41:401
81450,0rcu_preempt19-21ksoftirqd/107:20:151
81450,0rcu_preempt12502-21diskmemload11:22:181
81450,0rcu_preempt11895-21kworker/0:007:21:210
10050450,0irq/346-48484003-21ksoftirqd/007:45:300
81440,0rcu_preempt3-21ksoftirqd/007:13:590
81440,0rcu_preempt19-21ksoftirqd/111:54:541
81440,0rcu_preempt19-21ksoftirqd/111:54:541
81440,0rcu_preempt19-21ksoftirqd/111:39:531
81440,0rcu_preempt19-21ksoftirqd/110:39:001
81440,0rcu_preempt19-21ksoftirqd/110:12:481
81440,0rcu_preempt19-21ksoftirqd/109:09:091
81440,0rcu_preempt19-21ksoftirqd/107:13:551
81440,0rcu_preempt0-21swapper/008:28:590
10050440,0irq/346-484840016789-1kworker/0:0H07:34:090
81430,0rcu_preempt19-21ksoftirqd/112:16:201
81430,0rcu_preempt19-21ksoftirqd/111:24:041
81430,0rcu_preempt19-21ksoftirqd/111:03:531
81430,0rcu_preempt19-21ksoftirqd/109:59:551
81420,0rcu_preempt851-21rngd09:33:101
81420,0rcu_preempt54-21kswapd011:45:591
81420,0rcu_preempt19-21ksoftirqd/112:11:521
81420,0rcu_preempt19-21ksoftirqd/111:15:191
81420,0rcu_preempt19-21ksoftirqd/110:59:061
81420,0rcu_preempt19-21ksoftirqd/110:43:531
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional