You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-13 - 10:10

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Wed May 13, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81910,0rcu_preempt3857-21kworker/0:200:21:130
81900,0rcu_preempt0-21swapper/000:06:550
81890,0rcu_preempt3-21ksoftirqd/019:56:550
81880,0rcu_preempt3-21ksoftirqd/020:08:210
81860,0rcu_preempt3-21ksoftirqd/022:18:260
81860,0rcu_preempt3-21ksoftirqd/020:22:030
81850,0rcu_preempt3-21ksoftirqd/023:47:090
81850,0rcu_preempt3-21ksoftirqd/021:48:040
81850,0rcu_preempt3-21ksoftirqd/000:31:100
81850,0rcu_preempt16124-21apt-get23:23:150
81840,0rcu_preempt3-21ksoftirqd/023:01:560
81840,0rcu_preempt3-21ksoftirqd/022:23:180
81840,0rcu_preempt3-21ksoftirqd/021:45:430
81840,0rcu_preempt16209-21kworker/0:122:50:420
81830,0rcu_preempt3-21ksoftirqd/023:50:100
81830,0rcu_preempt3-21ksoftirqd/023:36:310
81830,0rcu_preempt3-21ksoftirqd/023:09:230
81830,0rcu_preempt3-21ksoftirqd/020:23:430
81830,0rcu_preempt3-21ksoftirqd/000:13:110
81830,0rcu_preempt23557-21kworker/0:121:23:180
81820,0rcu_preempt3-21ksoftirqd/022:37:380
81820,0rcu_preempt3-21ksoftirqd/021:29:420
81820,0rcu_preempt3-21ksoftirqd/021:29:420
81820,0rcu_preempt3-21ksoftirqd/020:52:220
81810,0rcu_preempt3-21ksoftirqd/023:40:370
81810,0rcu_preempt3-21ksoftirqd/023:16:330
81810,0rcu_preempt3-21ksoftirqd/022:15:540
81810,0rcu_preempt3-21ksoftirqd/021:55:000
81810,0rcu_preempt3-21ksoftirqd/021:18:160
81810,0rcu_preempt3-21ksoftirqd/021:18:160
81810,0rcu_preempt3-21ksoftirqd/021:13:200
81810,0rcu_preempt3-21ksoftirqd/021:09:170
81810,0rcu_preempt3-21ksoftirqd/019:16:010
81810,0rcu_preempt3-21ksoftirqd/000:36:430
81810,0rcu_preempt16670-21kworker/0:221:41:160
81800,0rcu_preempt3-21ksoftirqd/020:32:570
81800,0rcu_preempt3-21ksoftirqd/000:24:120
81790,0rcu_preempt3-21ksoftirqd/000:08:480
81790,0rcu_preempt31497-21kworker/0:222:09:300
81780,0rcu_preempt3-21ksoftirqd/023:55:390
81780,0rcu_preempt3-21ksoftirqd/023:28:460
81780,0rcu_preempt3-21ksoftirqd/023:19:450
81780,0rcu_preempt3-21ksoftirqd/022:31:080
81780,0rcu_preempt3-21ksoftirqd/022:00:440
81770,0rcu_preempt3-21ksoftirqd/022:03:310
81770,0rcu_preempt3-21ksoftirqd/021:05:380
81770,0rcu_preempt3-21ksoftirqd/000:01:040
81770,0rcu_preempt22282-21kworker/0:120:02:110
81760,0rcu_preempt3-21ksoftirqd/023:04:170
81760,0rcu_preempt3-21ksoftirqd/023:04:170
81760,0rcu_preempt3-21ksoftirqd/022:45:530
81760,0rcu_preempt3-21ksoftirqd/020:56:410
81760,0rcu_preempt3-21ksoftirqd/020:07:250
81760,0rcu_preempt1738-1kworker/0:2H21:34:420
81750,0rcu_preempt3-21ksoftirqd/022:54:460
81750,0rcu_preempt3-21ksoftirqd/022:41:160
81750,0rcu_preempt3-21ksoftirqd/019:40:010
81740,0rcu_preempt3-21ksoftirqd/020:33:180
81740,0rcu_preempt3-21ksoftirqd/020:33:180
81740,0rcu_preempt3-21ksoftirqd/019:48:200
81730,0rcu_preempt3-21ksoftirqd/020:16:270
81710,0rcu_preempt3-21ksoftirqd/020:59:430
81710,0rcu_preempt3-21ksoftirqd/020:44:360
81700,0rcu_preempt3-21ksoftirqd/019:08:220
81690,0rcu_preempt3-21ksoftirqd/020:38:170
81680,0rcu_preempt3-21ksoftirqd/019:47:280
81680,0rcu_preempt3-21ksoftirqd/019:33:180
81660,0rcu_preempt3-21ksoftirqd/019:28:280
81660,0rcu_preempt3-21ksoftirqd/019:28:280
81640,0rcu_preempt3-21ksoftirqd/019:23:180
81610,0rcu_preempt19-21ksoftirqd/100:28:181
10050580,0irq/346-484840054-21kswapd023:16:331
10050560,0irq/346-4848400979-1kworker/1:0H23:45:001
9950540,0irq/345-48484003126-1kworker/1:0H00:18:461
81540,0rcu_preempt19-21ksoftirqd/121:48:171
81540,0rcu_preempt19-21ksoftirqd/121:14:471
9950520,0irq/345-4848400851-21rngd00:02:141
10050510,0irq/346-48484009872-21kthreadd20:59:471
10050510,0irq/346-484840054-21kswapd021:43:221
10050510,0irq/346-484840026692-21meminfo23:33:271
10050500,0irq/346-484840054-21kswapd023:25:231
10050490,0irq/346-484840054-21kswapd022:46:211
10050490,0irq/346-484840010389-21ssh23:49:331
9950480,0irq/345-48484006252-1kworker/1:1H22:42:291
81480,0rcu_preempt19-21ksoftirqd/119:18:161
10050480,0irq/346-484840054-21kswapd022:08:121
9950470,0irq/345-484840024228-1kworker/1:1H21:23:561
81470,0rcu_preempt3-21ksoftirqd/019:03:230
81470,0rcu_preempt19-21ksoftirqd/120:21:241
10050470,0irq/346-484840054-21kswapd023:01:331
9950460,0irq/345-48484004038-1kworker/1:3H22:07:071
81460,0rcu_preempt19-21ksoftirqd/119:03:191
10050460,0irq/346-484840054-21kswapd023:38:261
10050460,0irq/346-48484000-21swapper/123:54:131
10050450,0irq/346-484840023634-21ssh22:24:461
10050450,0irq/346-484840017481-21ps22:18:301
10050450,0irq/346-484840012699-21ssh22:13:321
10050450,0irq/346-484840011686-1kworker/1:1H21:42:341
9950440,0irq/345-484840031115-1kworker/1:2H23:09:201
10050440,0irq/346-48484009116-21ssh21:38:031
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional