You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-02 - 17:08

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Tue Dec 02, 2025 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1208021000,0sleep010050irq/346-484840008:08:500
81990,0rcu_preempt19-21ksoftirqd/111:44:021
81940,0rcu_preempt0-21swapper/110:01:461
167902940,0sleep010050irq/346-484840008:21:360
81930,0rcu_preempt3-21ksoftirqd/012:09:430
81930,0rcu_preempt19-21ksoftirqd/112:38:541
81930,0rcu_preempt19-21ksoftirqd/108:44:541
81930,0rcu_preempt0-21swapper/111:25:261
81910,0rcu_preempt3-21ksoftirqd/009:55:110
81910,0rcu_preempt3-21ksoftirqd/009:55:110
81880,0rcu_preempt3-21ksoftirqd/010:54:500
81840,0rcu_preempt19-21ksoftirqd/110:47:221
81840,0rcu_preempt19-21ksoftirqd/110:31:161
81810,0rcu_preempt21301-21kworker/0:209:47:240
81800,0rcu_preempt19-21ksoftirqd/111:06:481
81790,0rcu_preempt3-21ksoftirqd/009:10:440
81790,0rcu_preempt19-21ksoftirqd/110:05:361
81780,0rcu_preempt751-21rngd10:51:531
81780,0rcu_preempt19-21ksoftirqd/109:20:021
81750,0rcu_preempt19-21ksoftirqd/108:19:591
81730,0rcu_preempt31264-21ssh11:22:501
81730,0rcu_preempt19-21ksoftirqd/111:45:241
81720,0rcu_preempt19-21ksoftirqd/111:30:471
81720,0rcu_preempt19-21ksoftirqd/110:54:491
81710,0rcu_preempt54-21kswapd009:24:451
81710,0rcu_preempt19-21ksoftirqd/107:46:491
81710,0rcu_preempt11770-21kworker/1:010:42:011
81710,0rcu_preempt11770-21kworker/1:010:42:011
81700,0rcu_preempt19-21ksoftirqd/112:14:001
81700,0rcu_preempt19-21ksoftirqd/109:40:131
81700,0rcu_preempt19-21ksoftirqd/108:15:041
81690,0rcu_preempt54-21kswapd012:26:351
81690,0rcu_preempt54-21kswapd012:26:351
81690,0rcu_preempt54-21kswapd012:01:481
81690,0rcu_preempt19-21ksoftirqd/111:58:481
81680,0rcu_preempt28344-21kworker/u4:009:51:151
81680,0rcu_preempt22327-1kworker/dying10:36:161
81680,0rcu_preempt19-21ksoftirqd/112:04:581
81680,0rcu_preempt19-21ksoftirqd/110:17:311
81670,0rcu_preempt54-21kswapd011:00:141
81670,0rcu_preempt19-21ksoftirqd/112:17:001
81670,0rcu_preempt19-21ksoftirqd/107:27:171
81670,0rcu_preempt1510-21ssh09:11:121
81660,0rcu_preempt19-21ksoftirqd/111:18:551
2492199633,0cyclictest0-21swapper/007:59:360
81620,0rcu_preempt19-21ksoftirqd/107:14:461
2492199621,0cyclictest28197-21ping07:39:260
2492199621,0cyclictest28197-21ping07:39:260
81610,0rcu_preempt3-21ksoftirqd/012:15:410
81610,0rcu_preempt14159-21dropbear09:30:011
24921996116,0cyclictest0-21swapper/011:09:390
153282610,0sleep010050irq/346-484840008:18:400
81600,0rcu_preempt19-21ksoftirqd/110:23:011
285442600,0chrt9950irq/345-484840011:19:260
2492199607,0cyclictest1250-21lldpd09:08:020
2492199602,0cyclictest7186-21munin-node0
2492199601,0cyclictest23137-1kworker/0:2H11:14:480
81590,0rcu_preempt3-21ksoftirqd/009:44:080
2492199592,0cyclictest1823-1kworker/0:0H11:39:390
24792590,0sleep010050irq/346-484840007:39:290
2492199584,0cyclictest0-21swapper/010:39:370
2492199584,0cyclictest0-21swapper/010:39:370
2492199583,0cyclictest32270-21ssh11:24:350
2492199581,0cyclictest8645-21ping08:24:570
119242580,0sleep09950irq/345-484840010:11:460
2492199578,0cyclictest3443-21munin-node0
81560,0rcu_preempt19-21ksoftirqd/112:23:361
81560,0rcu_preempt19-21ksoftirqd/110:25:261
2492199562,0cyclictest9260-21ssh10:08:470
2492199562,0cyclictest28197-21ping07:19:390
2492199562,0cyclictest0-21swapper/012:24:380
2492199562,0cyclictest0-21swapper/012:24:380
2492199562,0cyclictest0-21swapper/012:21:400
2492199562,0cyclictest0-21swapper/011:49:380
81550,0rcu_preempt3-21ksoftirqd/011:59:340
81550,0rcu_preempt3-21ksoftirqd/010:59:380
2492199554,0cyclictest28197-21ping07:24:440
2492199553,0cyclictest0-21swapper/007:49:410
2492199552,0cyclictest28203-21munin-run07:19:250
2492199551,0cyclictest0-21swapper/010:35:200
10050550,0irq/346-484840029685-1kworker/0:2H10:45:480
81540,0rcu_preempt19-21ksoftirqd/111:34:461
2492199547,0cyclictest9950irq/345-484840009:49:470
2492199542,0cyclictest28197-21ping07:29:410
2492199541,0cyclictest17098-21runrttasks11:47:520
23262540,0sleep09950irq/345-484840009:59:270
2492199531,0cyclictest28197-21ping07:44:450
214152530,0sleep09950irq/345-484840012:36:210
81520,0rcu_preempt3-21ksoftirqd/009:34:370
81520,0rcu_preempt19-21ksoftirqd/108:09:371
81510,0rcu_preempt19-21ksoftirqd/109:18:051
81500,0rcu_preempt3-21ksoftirqd/011:54:540
81500,0rcu_preempt32045-21kworker/1:111:52:201
81500,0rcu_preempt19-21ksoftirqd/108:06:191
81500,0rcu_preempt19-21ksoftirqd/107:19:481
81490,0rcu_preempt8645-21ping08:09:570
81490,0rcu_preempt3-21ksoftirqd/011:30:280
81480,0rcu_preempt3-21ksoftirqd/012:09:030
81480,0rcu_preempt19-21ksoftirqd/110:09:461
81480,0rcu_preempt19-21ksoftirqd/108:25:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional