You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-05 - 20:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Tue May 05, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811090,0rcu_preempt19-21ksoftirqd/111:34:461
81760,0rcu_preempt16645-21kworker/0:009:58:290
81750,0rcu_preempt3-21ksoftirqd/009:29:210
81730,0rcu_preempt3-21ksoftirqd/012:29:520
81730,0rcu_preempt3-21ksoftirqd/012:00:310
81730,0rcu_preempt10513-21apt-get07:53:240
81720,0rcu_preempt3-21ksoftirqd/009:20:430
81710,0rcu_preempt3-21ksoftirqd/012:19:010
81710,0rcu_preempt3-21ksoftirqd/010:47:430
81700,0rcu_preempt3-21ksoftirqd/010:38:530
81700,0rcu_preempt3-21ksoftirqd/010:24:270
81690,0rcu_preempt3-21ksoftirqd/011:30:220
81670,0rcu_preempt3-21ksoftirqd/008:03:110
81670,0rcu_preempt16392-21df_inode11:03:290
81660,0rcu_preempt3-21ksoftirqd/011:38:290
81660,0rcu_preempt15770-21memory12:08:330
81650,0rcu_preempt3-21ksoftirqd/012:13:300
81630,0rcu_preempt19466-21ps08:18:381
81630,0rcu_preempt19466-21ps08:18:381
81630,0rcu_preempt11772-21ping08:13:110
81610,0rcu_preempt3-21ksoftirqd/010:28:280
81600,0rcu_preempt19-21ksoftirqd/112:13:381
81600,0rcu_preempt11772-21ping08:23:390
81600,0rcu_preempt11772-21ping08:03:270
35362600,0chrt10050irq/346-484840007:30:300
81590,0rcu_preempt3-21ksoftirqd/007:23:310
327012590,0chrt10050irq/346-484840007:20:490
327012590,0chrt10050irq/346-484840007:20:490
81580,0rcu_preempt851-21rngd09:49:110
81580,0rcu_preempt851-21rngd09:49:110
81580,0rcu_preempt19-21ksoftirqd/108:13:321
27992995814,0cyclictest7964-1kworker/0:0H11:37:590
81570,0rcu_preempt3-21ksoftirqd/011:18:220
81570,0rcu_preempt3-21ksoftirqd/010:03:270
81570,0rcu_preempt3-21ksoftirqd/007:03:270
81560,0rcu_preempt3-21ksoftirqd/010:53:380
81560,0rcu_preempt3-21ksoftirqd/009:33:250
81560,0rcu_preempt19-21ksoftirqd/111:18:321
81560,0rcu_preempt19-21ksoftirqd/108:23:301
81550,0rcu_preempt3-21ksoftirqd/012:23:220
81550,0rcu_preempt3-21ksoftirqd/012:23:220
81550,0rcu_preempt3-21ksoftirqd/011:55:400
81550,0rcu_preempt3-21ksoftirqd/011:55:400
81550,0rcu_preempt3-21ksoftirqd/010:48:310
81550,0rcu_preempt3-21ksoftirqd/007:13:290
81550,0rcu_preempt19-21ksoftirqd/111:03:221
81550,0rcu_preempt19-21ksoftirqd/109:20:291
81550,0rcu_preempt19-21ksoftirqd/109:17:211
81550,0rcu_preempt19-21ksoftirqd/108:53:371
81550,0rcu_preempt19-21ksoftirqd/107:59:541
81550,0rcu_preempt19-21ksoftirqd/107:38:301
81540,0rcu_preempt908-21kworker/0:209:41:020
81540,0rcu_preempt3-21ksoftirqd/012:33:280
81540,0rcu_preempt3-21ksoftirqd/012:33:280
81540,0rcu_preempt3-21ksoftirqd/011:43:300
81540,0rcu_preempt3-21ksoftirqd/011:08:300
81540,0rcu_preempt3-21ksoftirqd/009:13:370
81540,0rcu_preempt3-21ksoftirqd/008:43:350
81540,0rcu_preempt3-21ksoftirqd/008:13:300
81540,0rcu_preempt3-21ksoftirqd/007:08:310
81540,0rcu_preempt19-21ksoftirqd/110:49:241
81540,0rcu_preempt19-21ksoftirqd/110:35:251
81540,0rcu_preempt19-21ksoftirqd/109:53:291
81540,0rcu_preempt19-21ksoftirqd/109:29:401
81540,0rcu_preempt19-21ksoftirqd/107:23:351
81530,0rcu_preempt3-21ksoftirqd/011:49:020
81530,0rcu_preempt3-21ksoftirqd/010:33:230
81530,0rcu_preempt3-21ksoftirqd/007:50:190
81530,0rcu_preempt19-21ksoftirqd/112:33:421
81530,0rcu_preempt19-21ksoftirqd/112:33:421
81530,0rcu_preempt19-21ksoftirqd/112:09:581
81530,0rcu_preempt19-21ksoftirqd/112:04:181
81530,0rcu_preempt19-21ksoftirqd/111:53:141
81530,0rcu_preempt19-21ksoftirqd/111:53:141
81530,0rcu_preempt19-21ksoftirqd/111:50:021
81530,0rcu_preempt19-21ksoftirqd/111:10:111
81530,0rcu_preempt19-21ksoftirqd/110:32:311
81530,0rcu_preempt19-21ksoftirqd/109:52:231
81530,0rcu_preempt19-21ksoftirqd/109:52:231
81530,0rcu_preempt19-21ksoftirqd/109:40:191
81530,0rcu_preempt19-21ksoftirqd/108:28:281
81530,0rcu_preempt19-21ksoftirqd/108:08:361
81530,0rcu_preempt16881-21kworker/0:208:18:290
81530,0rcu_preempt16881-21kworker/0:208:18:290
81520,0rcu_preempt3-21ksoftirqd/008:38:370
81520,0rcu_preempt19-21ksoftirqd/112:24:011
81520,0rcu_preempt19-21ksoftirqd/112:24:011
81520,0rcu_preempt19-21ksoftirqd/110:44:431
81520,0rcu_preempt19-21ksoftirqd/110:11:001
81520,0rcu_preempt19-21ksoftirqd/110:03:161
81520,0rcu_preempt19-21ksoftirqd/109:58:191
81520,0rcu_preempt13209-21apt-get09:53:220
81520,0rcu_preempt1291-21df_inode09:03:260
2799399522,0cyclictest27795-21cut09:33:251
27992995220,0cyclictest4452-21sh09:43:240
27992995217,0cyclictest4119-21ssh10:18:270
27992995215,0cyclictest11186-21apt-get10:58:220
81510,0rcu_preempt3-21ksoftirqd/009:08:380
81510,0rcu_preempt3-21ksoftirqd/008:58:300
81510,0rcu_preempt19-21ksoftirqd/112:32:411
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional