You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-01 - 23:11

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Fri May 01, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811200,0rcu_preempt19-21ksoftirqd/110:53:401
811150,0rcu_preempt3-21ksoftirqd/010:32:270
81940,0rcu_preempt3-21ksoftirqd/010:44:490
81940,0rcu_preempt20209-21kworker/1:007:28:471
81850,0rcu_preempt3-21ksoftirqd/010:09:410
81850,0rcu_preempt3-21ksoftirqd/010:09:410
81850,0rcu_preempt19-21ksoftirqd/110:38:151
81840,0rcu_preempt19-21ksoftirqd/110:52:101
81840,0rcu_preempt19-21ksoftirqd/108:23:441
81840,0rcu_preempt19-21ksoftirqd/108:23:441
81830,0rcu_preempt3-21ksoftirqd/011:02:410
81830,0rcu_preempt19-21ksoftirqd/111:08:421
81820,0rcu_preempt3-21ksoftirqd/010:22:230
81780,0rcu_preempt19-21ksoftirqd/107:23:331
13250780,0irq/301-480200054-21kswapd011:08:310
81760,0rcu_preempt19-21ksoftirqd/111:34:261
81750,0rcu_preempt3-21ksoftirqd/010:33:200
81750,0rcu_preempt3-21ksoftirqd/010:26:060
81750,0rcu_preempt19-21ksoftirqd/109:43:381
81740,0rcu_preempt3-21ksoftirqd/009:52:260
81740,0rcu_preempt19-21ksoftirqd/109:58:441
81730,0rcu_preempt3-21ksoftirqd/011:18:330
81730,0rcu_preempt3-21ksoftirqd/009:34:480
81720,0rcu_preempt3-21ksoftirqd/012:12:230
81720,0rcu_preempt3-21ksoftirqd/012:12:230
81720,0rcu_preempt3-21ksoftirqd/010:00:150
81720,0rcu_preempt3-21ksoftirqd/009:40:150
81720,0rcu_preempt0-21swapper/112:37:471
81700,0rcu_preempt3-21ksoftirqd/012:33:230
81700,0rcu_preempt3-21ksoftirqd/012:32:360
81700,0rcu_preempt3-21ksoftirqd/012:32:360
81700,0rcu_preempt3-21ksoftirqd/011:29:040
81700,0rcu_preempt0-21swapper/012:27:220
81690,0rcu_preempt19-21ksoftirqd/109:08:331
81680,0rcu_preempt3-21ksoftirqd/011:26:130
81680,0rcu_preempt3-21ksoftirqd/009:19:500
81680,0rcu_preempt19-21ksoftirqd/111:06:241
81670,0rcu_preempt3-21ksoftirqd/011:34:530
81660,0rcu_preempt3-21ksoftirqd/009:09:100
81650,0rcu_preempt32437-21df_abs07:48:280
81650,0rcu_preempt3-21ksoftirqd/011:39:510
81650,0rcu_preempt19-21ksoftirqd/111:13:421
81650,0rcu_preempt19-21ksoftirqd/110:28:541
81630,0rcu_preempt3-21ksoftirqd/009:56:030
81630,0rcu_preempt19-21ksoftirqd/109:48:401
81610,0rcu_preempt3-21ksoftirqd/012:07:480
81610,0rcu_preempt3-21ksoftirqd/009:16:390
81610,0rcu_preempt19-21ksoftirqd/110:27:231
81600,0rcu_preempt3-21ksoftirqd/011:16:520
81590,0rcu_preempt5274-21kworker/0:011:58:250
81590,0rcu_preempt3-21ksoftirqd/011:57:340
81590,0rcu_preempt3-21ksoftirqd/009:23:280
81590,0rcu_preempt19-21ksoftirqd/112:16:551
81590,0rcu_preempt19-21ksoftirqd/108:06:191
81580,0rcu_preempt19-21ksoftirqd/107:57:431
81570,0rcu_preempt3-21ksoftirqd/008:58:390
81560,0rcu_preempt20948-1kworker/0:2H11:49:480
81550,0rcu_preempt3-21ksoftirqd/008:53:330
81540,0rcu_preempt3-21ksoftirqd/010:48:400
81540,0rcu_preempt19-21ksoftirqd/109:16:381
81540,0rcu_preempt1480-21apt-get07:53:230
10050540,0irq/346-4848400111rcuc/010:06:440
81530,0rcu_preempt3-21ksoftirqd/010:16:240
81530,0rcu_preempt3-21ksoftirqd/007:13:350
81530,0rcu_preempt25968-21diskmemload12:13:290
1898799532,0cyclictest0-21swapper/110:58:261
81520,0rcu_preempt3-21ksoftirqd/008:49:490
81520,0rcu_preempt3-21ksoftirqd/008:18:250
81520,0rcu_preempt3-21ksoftirqd/008:13:260
81520,0rcu_preempt19-21ksoftirqd/112:26:091
81510,0rcu_preempt4520-21kworker/0:208:08:440
81510,0rcu_preempt3-21ksoftirqd/010:38:330
81510,0rcu_preempt3-21ksoftirqd/008:03:360
81510,0rcu_preempt28568-1kworker/1:3H07:38:331
81510,0rcu_preempt2754-21ping08:23:310
81510,0rcu_preempt2754-21ping08:23:310
81510,0rcu_preempt2754-21ping07:58:260
81510,0rcu_preempt19-21ksoftirqd/111:38:241
81510,0rcu_preempt19-21ksoftirqd/109:57:431
1898799511,0cyclictest25968-21diskmemload11:51:081
81500,0rcu_preempt3-21ksoftirqd/008:43:320
81500,0rcu_preempt3-21ksoftirqd/008:28:380
81500,0rcu_preempt25497-21kworker/1:210:08:361
81500,0rcu_preempt25497-21kworker/1:210:08:361
1898799502,0cyclictest32577-21sh12:28:251
1898799502,0cyclictest32577-21sh12:28:251
1898799502,0cyclictest18970-21apt-get09:33:251
18987995020,0cyclictest24396-21taskset09:38:321
1898799501,0cyclictest25968-21diskmemload12:08:301
1898799501,0cyclictest25968-21diskmemload12:08:301
1898799501,0cyclictest25968-21diskmemload11:45:531
1898799501,0cyclictest25968-21diskmemload09:27:111
1898799501,0cyclictest25968-21diskmemload09:18:241
81490,0rcu_preempt54-21kswapd011:03:390
81490,0rcu_preempt54-21kswapd008:38:380
81490,0rcu_preempt1350-21lldpd07:21:581
1898799492,0cyclictest5425-21munin-node1
1898799492,0cyclictest0-21swapper/111:23:241
1898799492,0cyclictest0-21swapper/110:18:261
1898799491,0cyclictest25968-21diskmemload10:42:091
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional