You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-25 - 03:31

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Fri Jul 24, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811220,0rcu_preempt19-21ksoftirqd/109:21:001
811150,0rcu_preempt3-21ksoftirqd/011:45:200
811120,0rcu_preempt3-21ksoftirqd/011:27:190
81930,0rcu_preempt54-21kswapd009:23:561
81930,0rcu_preempt19-21ksoftirqd/111:22:161
81920,0rcu_preempt54-21kswapd011:35:031
81920,0rcu_preempt54-21kswapd011:35:031
81910,0rcu_preempt19-21ksoftirqd/109:07:101
81910,0rcu_preempt0-21swapper/110:48:161
81900,0rcu_preempt14946-21kworker/u4:009:51:590
81890,0rcu_preempt19-21ksoftirqd/112:15:231
81870,0rcu_preempt3-21ksoftirqd/010:22:060
81840,0rcu_preempt19-21ksoftirqd/112:19:211
81840,0rcu_preempt19-21ksoftirqd/111:43:501
81820,0rcu_preempt19-21ksoftirqd/109:27:041
81810,0rcu_preempt19-21ksoftirqd/110:26:401
81790,0rcu_preempt19-21ksoftirqd/110:09:471
81790,0rcu_preempt0-21swapper/110:03:291
81780,0rcu_preempt851-21rngd12:11:101
81780,0rcu_preempt54-21kswapd009:14:211
81780,0rcu_preempt0-21swapper/111:09:501
81770,0rcu_preempt19-21ksoftirqd/107:52:101
81760,0rcu_preempt54-21kswapd010:44:441
81760,0rcu_preempt14841-21kworker/1:011:41:321
81760,0rcu_preempt14736-21ssh10:29:241
81760,0rcu_preempt0-21swapper/110:38:491
81760,0rcu_preempt0-21swapper/110:16:371
81760,0rcu_preempt0-21swapper/109:48:401
81750,0rcu_preempt949-21ssh11:53:141
81750,0rcu_preempt19-21ksoftirqd/112:34:081
81750,0rcu_preempt19-21ksoftirqd/112:26:501
81740,0rcu_preempt8278-21ssh11:27:461
81740,0rcu_preempt54-21kswapd009:40:141
81740,0rcu_preempt19-21ksoftirqd/107:42:281
81720,0rcu_preempt851-21rngd10:56:371
81710,0rcu_preempt19-21ksoftirqd/111:20:581
81710,0rcu_preempt0-21swapper/111:14:531
81710,0rcu_preempt0-21swapper/109:55:021
81700,0rcu_preempt19-21ksoftirqd/111:06:181
81700,0rcu_preempt10303-21ssh12:02:291
81680,0rcu_preempt54-21kswapd011:48:161
81680,0rcu_preempt19-21ksoftirqd/107:30:071
81680,0rcu_preempt19-21ksoftirqd/107:19:091
81660,0rcu_preempt19-21ksoftirqd/110:00:541
81660,0rcu_preempt19-21ksoftirqd/109:46:461
81630,0rcu_preempt3-21ksoftirqd/007:47:190
81630,0rcu_preempt19-21ksoftirqd/111:58:301
2279999632,0cyclictest1888-1kworker/0:1H10:02:050
81620,0rcu_preempt19-21ksoftirqd/112:29:151
81620,0rcu_preempt19-21ksoftirqd/110:18:521
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional