You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-21 - 18:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Thu Aug 21, 2025 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81770,0rcu_preempt1361-21runrttasks09:51:021
81730,0rcu_preempt54-21kswapd010:54:321
81730,0rcu_preempt19-21ksoftirqd/109:20:031
81720,0rcu_preempt28398-21ping07:26:301
9950710,0irq/345-4848400171rcuc/110:30:131
81710,0rcu_preempt19-21ksoftirqd/109:01:271
81700,0rcu_preempt753-21rngd08:35:371
81700,0rcu_preempt753-21rngd08:35:371
81700,0rcu_preempt19-21ksoftirqd/109:31:131
81700,0rcu_preempt19-21ksoftirqd/108:41:591
81690,0rcu_preempt3-21ksoftirqd/012:05:120
81690,0rcu_preempt3-21ksoftirqd/012:05:120
81680,0rcu_preempt6824-21ssh10:01:031
81680,0rcu_preempt19-21ksoftirqd/112:31:561
81670,0rcu_preempt19-21ksoftirqd/112:00:301
81670,0rcu_preempt19-21ksoftirqd/111:38:091
81670,0rcu_preempt19-21ksoftirqd/111:14:051
81650,0rcu_preempt19-21ksoftirqd/111:48:041
81650,0rcu_preempt19-21ksoftirqd/111:35:581
81650,0rcu_preempt19-21ksoftirqd/110:40:211
81650,0rcu_preempt19-21ksoftirqd/110:20:441
81650,0rcu_preempt19-21ksoftirqd/109:14:001
81650,0rcu_preempt0-21swapper/112:07:531
81640,0rcu_preempt19-21ksoftirqd/109:26:141
81630,0rcu_preempt19-21ksoftirqd/112:30:441
81630,0rcu_preempt19-21ksoftirqd/112:02:521
81630,0rcu_preempt19-21ksoftirqd/112:02:521
81630,0rcu_preempt19-21ksoftirqd/110:45:311
81620,0rcu_preempt19-21ksoftirqd/110:21:251
81610,0rcu_preempt19-21ksoftirqd/112:23:421
81610,0rcu_preempt19-21ksoftirqd/111:18:131
9950600,0irq/345-484840031848-1kworker/1:3H09:08:101
9950600,0irq/345-484840031848-1kworker/1:3H09:08:101
81600,0rcu_preempt3-21ksoftirqd/010:56:180
81600,0rcu_preempt27132-1kworker/0:0H07:21:410
81590,0rcu_preempt19-21ksoftirqd/110:10:431
81580,0rcu_preempt3-21ksoftirqd/009:36:260
81580,0rcu_preempt19-21ksoftirqd/111:29:451
81580,0rcu_preempt19-21ksoftirqd/109:44:041
81570,0rcu_preempt54-21kswapd010:31:181
81560,0rcu_preempt0-21swapper/111:45:401
10050550,0irq/346-484840024380-1kworker/0:1H11:56:530
81540,0rcu_preempt3-21ksoftirqd/012:31:180
81540,0rcu_preempt19-21ksoftirqd/108:01:171
81530,0rcu_preempt3-21ksoftirqd/012:26:170
81530,0rcu_preempt32118-1kworker/0:2H07:31:210
81530,0rcu_preempt23015-21kworker/0:010:23:320
9950520,0irq/345-484840023307-1kworker/0:2H09:46:280
9950520,0irq/345-4848400181ktimersoftd/110:01:281
81520,0rcu_preempt22866-21kworker/0:109:58:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional