You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-28 - 02:23

x86 Intel Celeron G3900 @2800 MHz, Linux 5.10.35-rt39 (Profile)

Latency plot of system in rack #c, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot5.osadl.org (updated Fri Jan 27, 2023 12:43:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
285172330,0sleep10-21swapper/110:10:151
2214099260,25cyclictest2804-21meminfo07:40:201
2214099240,23cyclictest22817-21meminfo07:10:181
2214099240,23cyclictest20614-21meminfo08:25:231
2214099240,23cyclictest20205-21meminfo11:10:281
2213999230,23cyclictest10754-21meminfo08:00:210
2213999230,22cyclictest12404-21meminfo10:50:250
2213999230,22cyclictest10451-21meminfo10:45:240
2214099220,22cyclictest25399-21meminfo07:15:301
2214099210,21cyclictest13165-21meminfo12:15:211
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional