You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-10 - 02:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack0slot0.osadl.org (updated Sun Dec 10, 2023 00:45:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1634821840,2sleep4569199cyclictest23:34:094
1317921840,4sleep7571399cyclictest23:40:297
1317921840,4sleep7571399cyclictest23:40:297
1319721790,4sleep5570099cyclictest00:36:325
1319721790,4sleep5570099cyclictest00:36:315
356021780,0sleep10-21swapper/123:56:181
3039621750,4sleep1567499cyclictest00:01:321
1157321720,0sleep3568799cyclictest00:18:093
2931521710,1sleep729228-21sshd23:02:217
2351121710,0sleep323430-21sshd23:41:543
2351121710,0sleep323430-21sshd23:41:533
1147721620,1sleep6570899cyclictest00:05:146
1111821610,0sleep20-21swapper/223:41:292
1111821610,0sleep20-21swapper/223:41:282
2861921480,0sleep60-21swapper/623:06:376
2099621280,0sleep30-21swapper/300:13:053
650121270,3sleep0567099cyclictest22:30:320
741221250,6sleep0567099cyclictest21:33:490
1913521250,1sleep219138-21bash00:37:492
1913521250,1sleep219138-21bash00:37:482
2122121200,0sleep10-21swapper/100:10:531
96721190,0sleep30-21swapper/323:49:483
3121821190,1sleep30-21swapper/323:59:253
671821130,0sleep56717-21bash23:51:015
2712421120,0sleep60-21swapper/623:51:436
2595121100,0sleep10-21swapper/100:19:441
1242321100,0sleep30-21swapper/322:21:053
693021090,0sleep00-21swapper/021:25:150
3090121080,0sleep20-21swapper/223:38:562
1622821030,0sleep00-21swapper/023:19:060
1408521030,5sleep4569199cyclictest00:11:454
1029121010,0sleep30-21swapper/300:04:063
321082990,1sleep1221rcuc/122:06:441
74912980,1sleep30-21swapper/323:34:563
313822980,4sleep7571399cyclictest23:49:437
270382980,1sleep127031-21sshd23:54:591
118622980,1sleep111854-21sshd23:24:211
284482970,1sleep528413-21sshd00:01:275
20542970,0sleep70-21swapper/700:14:367
115582970,4sleep2568099cyclictest00:17:042
240132940,1sleep4702-21gdbus23:41:544
240132940,1sleep4702-21gdbus23:41:544
91022900,2sleep4702-21gdbus23:28:334
76222900,1sleep47624-21sshd22:29:324
259462900,1sleep4491rcuc/423:49:334
62562890,1sleep06255-21sshd22:35:530
312622880,1sleep7666-21dbus-daemon21:33:337
280562880,1sleep728055-21sshd23:18:247
79902870,0sleep50-21swapper/523:11:185
99372860,1sleep1221rcuc/123:07:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional