You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-26 - 13:48

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot1s.osadl.org (updated Fri Apr 26, 2024 12:45:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2271899127125,1cyclictest37-21ksoftirqd/311:10:413
2272499107105,2cyclictest1725250irq/36-eth1-rx-07:35:274
22707999897,1cyclictest0-21swapper/111:11:191
22731999797,0cyclictest1725250irq/36-eth1-rx-11:11:205
22718999393,0cyclictest1725250irq/36-eth1-rx-09:10:223
22714998484,0cyclictest29-21ksoftirqd/210:22:162
22731998180,1cyclictest0-21swapper/512:04:215
22707997979,0cyclictest21-21ksoftirqd/112:04:211
22724997776,1cyclictest0-21swapper/409:38:504
22736997675,1cyclictest0-21swapper/609:32:226
22714997474,0cyclictest29-21ksoftirqd/208:23:032
22743997069,1cyclictest0-21swapper/709:25:427
22743996564,0cyclictest1725250irq/36-eth1-rx-08:52:227
2248725938,17sleep70-21swapper/707:09:567
22700995856,1cyclictest0-21swapper/007:35:270
22731995251,1cyclictest0-21swapper/508:34:055
22707995150,1cyclictest21-21ksoftirqd/108:34:051
2238924829,15sleep30-21swapper/307:08:323
2220624312,17sleep20-21swapper/207:05:572
22731994038,2cyclictest0-21swapper/509:05:065
22707993937,1cyclictest21-21ksoftirqd/109:05:061
2230923514,18sleep10-21swapper/107:07:251
2036123413,18sleep00-21swapper/007:05:080
22743993332,1cyclictest0-21swapper/707:34:037
22731993130,1cyclictest0-21swapper/510:15:165
22707993029,1cyclictest21-21ksoftirqd/110:15:161
22718992929,0cyclictest37-21ksoftirqd/309:25:433
224392298,18sleep60-21swapper/607:09:146
22700992727,0cyclictest350ksoftirqd/009:38:500
223132277,17sleep50-21swapper/507:07:295
22718992625,1cyclictest0-21swapper/308:52:223
2228422615,8sleep40-21swapper/407:07:044
22731991917,1cyclictest0-21swapper/509:52:325
2271899180,17cyclictest0-21swapper/307:30:253
22724991712,4cyclictest0-21swapper/412:26:554
22718991711,5cyclictest30554-21snmpd08:48:383
2272499160,1cyclictest0-21swapper/407:58:534
22707991616,0cyclictest21-21ksoftirqd/109:52:321
2270099160,12cyclictest0-21swapper/009:35:000
22724991512,3cyclictest0-21swapper/408:03:534
182042150,0sleep70-21swapper/709:38:247
2270099141,9cyclictest0-21swapper/007:15:010
2274399130,2cyclictest0-21swapper/710:28:447
2273699130,1cyclictest0-21swapper/611:20:256
2273699130,1cyclictest0-21swapper/611:10:256
2273699130,12cyclictest0-21swapper/611:54:246
22724991311,2cyclictest0-21swapper/408:18:374
22714991312,1cyclictest30554-21snmpd10:00:532
22714991312,1cyclictest30554-21snmpd09:53:082
2270099130,1cyclictest1713650irq/39-eth011:20:000
2274399120,9cyclictest0-21swapper/711:34:247
2273699125,1cyclictest0-21swapper/612:20:316
2273699123,2cyclictest0-21swapper/608:25:536
2273699122,4cyclictest0-21swapper/610:56:406
2273699122,4cyclictest0-21swapper/610:45:106
2273699122,4cyclictest0-21swapper/608:58:086
2273699122,4cyclictest0-21swapper/608:46:536
2273699122,4cyclictest0-21swapper/607:33:236
2273699121,3cyclictest0-21swapper/612:13:076
2273699121,3cyclictest0-21swapper/607:26:236
2273699121,2cyclictest0-21swapper/610:30:246
2273699121,2cyclictest0-21swapper/610:30:246
2273699121,2cyclictest0-21swapper/610:19:396
2273699120,4cyclictest0-21swapper/611:43:396
2273699120,4cyclictest0-21swapper/610:37:556
2273699120,4cyclictest0-21swapper/610:37:556
2273699120,4cyclictest0-21swapper/610:06:246
2273699120,1cyclictest0-21swapper/610:25:166
2273699120,1cyclictest0-21swapper/609:50:236
2273699120,1cyclictest0-21swapper/609:23:536
2273699120,1cyclictest0-21swapper/608:13:236
2271899120,6cyclictest17574-21diskmemload10:29:413
2271499127,4cyclictest19350-21munin-run09:40:002
22714991212,0cyclictest30554-21snmpd09:16:232
22714991212,0cyclictest1725250irq/36-eth1-rx-09:32:222
22707991212,0cyclictest30554-21snmpd08:19:081
2270099121,8cyclictest0-21swapper/010:50:000
2270099121,8cyclictest0-21swapper/010:30:000
2270099121,8cyclictest0-21swapper/008:50:000
2273699115,1cyclictest1970-21sensors_temp10:20:256
2273699113,2cyclictest0-21swapper/611:39:386
2273699113,2cyclictest0-21swapper/608:42:236
2273699113,2cyclictest0-21swapper/608:38:536
2273699112,3cyclictest0-21swapper/607:10:386
2273699111,3cyclictest0-21swapper/610:40:116
2273699111,2cyclictest0-21swapper/611:09:146
2273699110,4cyclictest0-21swapper/608:05:236
2273699110,4cyclictest0-21swapper/607:45:166
2273699110,2cyclictest0-21swapper/609:16:066
2273699110,1cyclictest0-21swapper/611:47:416
2273699110,1cyclictest0-21swapper/610:13:096
2271899111,9cyclictest0-21swapper/310:30:143
2271899111,9cyclictest0-21swapper/310:30:143
2271899111,1cyclictest0-21swapper/312:35:173
2271899111,1cyclictest0-21swapper/312:24:253
2271899111,1cyclictest0-21swapper/312:02:593
2271899111,1cyclictest0-21swapper/311:35:193
2271899110,6cyclictest17574-21diskmemload09:56:253
2271899110,6cyclictest17574-21diskmemload09:36:063
2271899110,3cyclictest0-21swapper/310:48:233
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional