You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2022-01-26 - 13:05

Intel(R) Xeon(R) CPU E3-1270 V2 @ 3.50GHz, Linux 4.18.7-rt5 (Profile)

Latency plot of system in rack #0, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot1.osadl.org (updated Wed Jan 26, 2022 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1240721290,2sleep12496299cyclictest22:28:341
196932710,0sleep60-21swapper/619:58:346
140782700,0sleep70-21swapper/722:02:047
61822680,0sleep3421ktimersoftd/322:39:263
60752660,0sleep70-21swapper/722:39:227
268922650,0sleep50-21swapper/500:29:195
143572580,0sleep30-21swapper/320:49:023
267252570,0sleep10-21swapper/119:08:311
24971995412,41cyclictest511ktimersoftd/420:32:054
24971995047,2cyclictest13110-21kworker/4:120:35:034
2497199470,44cyclictest511ktimersoftd/421:10:034
24971994643,2cyclictest31695-21kworker/4:120:57:074
24971994638,1cyclictest29364-21kworker/4:219:14:074
2497199458,36cyclictest511ktimersoftd/421:31:104
24971994536,6cyclictest3081-21kworker/4:200:15:244
2497199430,38cyclictest511ktimersoftd/420:00:434
24971994235,1cyclictest30497-21kworker/4:021:16:194
2497199422,38cyclictest511ktimersoftd/420:09:594
2497199410,40cyclictest511ktimersoftd/400:27:064
290712400,0sleep50-21swapper/519:28:135
2339724020,14sleep10-21swapper/119:07:271
24971993933,3cyclictest18207-21kworker/4:023:34:364
24971993932,4cyclictest30244-21kworker/4:123:12:224
24971993931,5cyclictest5062-21kworker/4:122:26:144
24971993931,5cyclictest18689-21kworker/4:221:47:464
2497199391,34cyclictest511ktimersoftd/422:18:584
24971993834,1cyclictest29364-21kworker/4:219:30:234
24971993834,1cyclictest29364-21kworker/4:219:30:234
24971993834,1cyclictest29364-21kworker/4:219:25:594
24971993832,4cyclictest30497-21kworker/4:021:24:064
24971993831,4cyclictest31695-21kworker/4:120:46:434
24971993830,5cyclictest3901-21kworker/4:119:53:494
2497199382,33cyclictest511ktimersoftd/400:04:344
2497199380,35cyclictest511ktimersoftd/422:58:104
24971993733,3cyclictest18689-21kworker/4:221:38:584
24971993733,1cyclictest27885-21kworker/4:021:05:394
24971993733,1cyclictest12918-21kworker/4:220:21:194
24971993733,1cyclictest12918-21kworker/4:220:15:274
24971993732,1cyclictest30111-21kworker/4:121:58:384
24971993732,1cyclictest23390-21kworker/4:019:48:534
24971993732,1cyclictest23390-21kworker/4:019:48:534
24971993731,3cyclictest18207-21kworker/4:023:30:544
24971993730,4cyclictest3257-21kworker/4:000:10:144
24971993730,4cyclictest3081-21kworker/4:200:22:504
2497199367,28cyclictest511ktimersoftd/423:18:284
24971993633,1cyclictest12918-21kworker/4:220:24:054
2497199361,32cyclictest511ktimersoftd/423:59:584
2372723623,7sleep50-21swapper/519:07:395
2068323624,7sleep70-21swapper/719:04:537
24971993532,1cyclictest15202-21kworker/4:223:07:164
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional