You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-28 - 22:33

x86 Intel Core i7-3770K @3500 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a4-7 -p99 -i200 -h400 -t4 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot2.osadl.org (updated Sun May 28, 2023 12:43:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
232817425948,6sleep60-21swapper/604:19:506
233438725246,4sleep40-21swapper/404:21:564
23343992443,37sleep70-21swapper/704:22:077
233438824435,5sleep50-21swapper/504:21:575
233488099160,15cyclictest1047-21snmpd09:44:507
233487599162,13cyclictest2585421-21Xorg09:14:156
233486999160,16cyclictest0-21swapper/507:42:435
233486999160,0cyclictest0-21swapper/508:34:545
233486999160,0cyclictest0-21swapper/507:05:215
233486899160,0cyclictest0-21swapper/409:09:504
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional