You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 20:05

x86 Intel Core i7-3770K @3500 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a4-7 -p99 -i200 -h400 -t4 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot2.osadl.org (updated Tue Feb 07, 2023 12:43:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
252253399140,13cyclictest1696195-21snmpd08:37:267
2522533991311,1cyclictest68-21ksoftirqd/712:20:077
252253399130,12cyclictest1696195-21snmpd07:49:287
2522531991313,0cyclictest0-21swapper/610:46:136
252253199130,13cyclictest0-21swapper/611:16:006
252253099130,13cyclictest0-21swapper/510:11:205
252253099130,13cyclictest0-21swapper/508:29:315
252252999130,0cyclictest0-21swapper/410:10:004
252253399129,2cyclictest2812022-21latency_hist09:12:597
252253399120,11cyclictest2532775-21munin-plugin-st07:03:007
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional