You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-15 - 01:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot2.osadl.org (updated Sun Apr 14, 2024 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
21467932680,1sleep50-21swapper/500:19:445
21467932680,1sleep50-21swapper/500:19:445
152723025722,30sleep70-21swapper/719:07:277
152734924838,7sleep50-21swapper/519:09:105
2679189380,32rtkit-daemon0-21swapper/419:05:144
152734123525,7sleep60-21swapper/619:09:036
1527680992523,2cyclictest1748725-21kworker/u16:3+flush-8:022:04:444
1527681992422,2cyclictest1954731-21kworker/u16:2+events_unbound22:56:005
1527684992315,7cyclictest0-21swapper/620:54:436
1527680992321,2cyclictest1649714-21kworker/u16:2+flush-8:020:29:404
152768699220,15cyclictest0-21swapper/720:30:427
152768499223,18cyclictest0-21swapper/622:49:376
1527681992118,3cyclictest1816865-21kworker/u16:4+flush-8:023:16:595
1527681992018,2cyclictest1817081-21kworker/u16:3+flush-8:020:09:415
1527681992015,4cyclictest1818350-21cat21:34:415
1527680992013,6cyclictest0-21swapper/420:14:434
1527686991910,8cyclictest0-21swapper/720:16:057
152768499190,5cyclictest0-21swapper/619:27:466
1527680991917,2cyclictest2072814-21kworker/u16:2+flush-8:000:09:394
1527680991916,2cyclictest1516585-21kworker/u16:4+flush-8:019:29:294
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional