You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-19 - 08:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot2s.osadl.org (updated Fri Apr 19, 2024 00:44:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
134456099449447,2cyclictest574863-21snmpd22:32:568
134456399444444,0cyclictest1509295-21kworker/9:2+pm00:18:299
134456399444443,1cyclictest1501554-21turbostat00:09:559
134456399438437,1cyclictest1485632-21turbostat23:39:559
134456399437436,1cyclictest1408716-21turbostat21:14:559
134454199435432,3cyclictest1358331-21turbostat19:39:551
134455799434433,1cyclictest574863-21snmpd20:48:287
134456399430430,0cyclictest1453706-21kworker/9:1+events22:38:289
134456399430430,0cyclictest1338933-21kworker/9:0+events19:18:499
134454199430428,2cyclictest574863-21snmpd00:18:501
134456099428425,3cyclictest574863-21snmpd22:01:418
134456399425424,1cyclictest1398103-21turbostat20:54:559
134456399424421,3cyclictest1421979-21turbostat21:39:559
134456399417417,0cyclictest1405751-21kworker/9:2+pm21:29:409
134456399415415,0cyclictest1474797-21kworker/9:2+pm23:27:109
134455099414413,1cyclictest574863-21snmpd23:10:335
134456099411408,3cyclictest574863-21snmpd20:26:388
134456399408405,3cyclictest1392798-21turbostat20:44:559
134456399405404,1cyclictest1363612-21kworker/9:1+pm19:59:039
134455399402402,0cyclictest19-1pr/ttyS019:27:516
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional