You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-03-16 - 23:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot2s.osadl.org (updated Sun Mar 16, 2025 12:45:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1276910992470,246cyclictest1387450-21kworker/u20:2+efi_rts_wq11:02:385
1276898992420,241cyclictest1280698-21kworker/u20:2+efi_rts_wq08:30:161
12739622242221,14sleep90-21swapper/907:05:109
1276910992410,240cyclictest1293512-21kworker/u20:0+efi_rts_wq08:20:125
1276900992410,240cyclictest1280698-21kworker/u20:2+efi_rts_wq08:32:132
12762452241219,15sleep70-21swapper/707:07:397
1276904992390,238cyclictest1387450-21kworker/u20:2+efi_rts_wq10:27:333
1276898992390,238cyclictest1380139-21kworker/u20:1+efi_rts_wq10:52:371
1276904992380,237cyclictest1293512-21kworker/u20:0+efi_rts_wq08:45:143
12764632238216,14sleep80-21swapper/807:08:598
12762662238217,14sleep40-21swapper/407:07:464
12764502236214,14sleep30-21swapper/307:08:553
12761312236215,14sleep50-21swapper/507:06:575
1276920992350,234cyclictest1280698-21kworker/u20:2+efi_rts_wq07:30:168
1276904992340,233cyclictest1387450-21kworker/u20:2+efi_rts_wq11:12:403
1276894992340,233cyclictest1308675-21kworker/u20:1+efi_rts_wq08:10:140
12764452234212,14sleep00-21swapper/007:08:520
12762422232211,14sleep60-21swapper/607:07:386
12762302232212,13sleep10-21swapper/107:07:331
1276920992310,230cyclictest1380139-21kworker/u20:1+efi_rts_wq11:00:148
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional