You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-22 - 03:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot2s.osadl.org (updated Mon Jul 22, 2024 00:44:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
52378999447447,0cyclictest19-1pr/ttyS019:35:434
52380799446443,3cyclictest693955-21turbostat00:34:559
52380799444443,1cyclictest659378-21kworker/9:0+events23:27:119
52380799444443,1cyclictest659378-21kworker/9:0+events23:27:119
52380799443441,2cyclictest526268-21kworker/9:1+events19:27:119
52380799443440,3cyclictest632964-21turbostat22:39:559
52380799442441,1cyclictest643258-21kworker/9:1+events23:01:509
52380799442441,1cyclictest592916-21kworker/9:1+events21:27:459
52380799441440,1cyclictest614172-21kworker/9:3+events22:06:059
52380799441440,1cyclictest520808-21kworker/9:2+events19:13:119
52377799441439,2cyclictest574863-21snmpd23:09:500
52380799439438,1cyclictest686468-21kworker/9:0+events00:26:449
52377799439438,1cyclictest574863-21snmpd22:40:540
52378999438438,0cyclictest19-1pr/ttyS019:15:434
52380799437437,0cyclictest558577-21kworker/9:1+events20:40:439
52379799437435,2cyclictest574863-21snmpd21:57:536
52380799436435,1cyclictest569310-21kworker/9:0+events20:48:569
52380799433432,1cyclictest600931-21kworker/9:2+pm21:35:559
52380799433432,1cyclictest598520-21turbostat21:34:569
52380799433430,3cyclictest585267-21turbostat21:09:559
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional