You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-31 - 04:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  

x86 Intel Core i9-10900K @3700 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of shadow in rack #0, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot2s.osadl.org (updated Tue Jan 31, 2023 00:44:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
36713182245226,12sleep50-21swapper/519:06:415
36711882243225,12sleep30-21swapper/319:05:493
36712222242206,29sleep70-21swapper/719:06:027
36713462241207,27sleep90-21swapper/919:06:559
36713222241221,13sleep60-21swapper/619:06:416
36716822240222,12sleep20-21swapper/219:09:092
36711772240219,14sleep80-21swapper/819:05:448
36713312238220,12sleep00-21swapper/019:06:460
36711632236218,12sleep10-21swapper/119:05:371
36712102218200,12sleep40-21swapper/419:06:004
3672081992525,0cyclictest0-21swapper/419:11:004
37350952240,0sleep20-21swapper/220:50:232
3672099992424,0cyclictest0-21swapper/819:11:108
36950092230,0sleep00-21swapper/019:45:180
3672094992222,0cyclictest3766832-21kworker/7:122:20:227
367210299200,20cyclictest0-21swapper/922:10:249
367210299200,20cyclictest0-21swapper/919:10:309
3672094992020,0cyclictest2084192-21kworker/7:221:03:057
3672102991919,0cyclictest0-21swapper/922:55:239
3672102991919,0cyclictest0-21swapper/900:25:209
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional