You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-02-17 - 18:02

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2s.osadl.org (updated Mon Feb 17, 2025 12:45:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2747205992450,244cyclictest2769079-21kworker/u20:3+efi_rts_wq08:00:129
27466742241219,15sleep90-21swapper/907:08:409
27461962241220,14sleep20-21swapper/207:05:432
2747205992400,239cyclictest2806515-21kworker/u20:5+efi_rts_wq08:55:109
2747195992390,238cyclictest2769079-21kworker/u20:3+efi_rts_wq08:12:586
2747178992390,238cyclictest2899532-21kworker/u20:6+efi_rts_wq11:40:121
27463192239217,14sleep80-21swapper/807:06:298
27468342238216,15sleep70-21swapper/707:09:407
27463612237215,14sleep40-21swapper/407:06:454
2747198992360,235cyclictest2918167-21kworker/u20:1+efi_rts_wq12:20:137
2747184992360,235cyclictest2769079-21kworker/u20:3+efi_rts_wq08:40:143
27465862235212,14sleep60-21swapper/607:08:086
27461502235214,14sleep50-21swapper/507:05:255
2747182992330,232cyclictest2875690-21kworker/u20:1+efi_rts_wq11:13:352
27461922233212,14sleep10-21swapper/107:05:421
2747203992320,231cyclictest2769079-21kworker/u20:3+efi_rts_wq08:30:168
27463072232212,13sleep30-21swapper/307:06:233
27467332231211,13sleep00-21swapper/007:09:020
2747178992300,229cyclictest2889855-21kworker/u20:3+efi_rts_wq11:30:071
2747205992280,227cyclictest2879223-21kworker/u20:2+efi_rts_wq11:15:109
2747205992280,227cyclictest2797986-21kworker/u20:0+efi_rts_wq09:00:139
2747198992270,226cyclictest2879223-21kworker/u20:2+efi_rts_wq11:03:337
2747178992270,226cyclictest2879223-21kworker/u20:2+efi_rts_wq11:20:121
2747178992240,223cyclictest2857464-21kworker/u20:4+efi_rts_wq10:38:281
2747178992240,223cyclictest2857464-21kworker/u20:4+efi_rts_wq10:38:271
2747203992230,222cyclictest2762981-21kworker/u20:1+efi_rts_wq08:02:568
2747205992220,221cyclictest2874020-21kworker/u20:3+efi_rts_wq10:43:299
2747205992220,221cyclictest2874020-21kworker/u20:3+efi_rts_wq10:43:289
2747188992220,221cyclictest2899528-21kworker/u20:1+efi_rts_wq11:35:134
2747184992220,221cyclictest2750159-21kworker/u20:2+efi_rts_wq07:40:133
2747184992200,219cyclictest2847311-21kworker/u20:1+efi_rts_wq10:20:123
2747178992200,219cyclictest2806515-21kworker/u20:5+efi_rts_wq09:55:141
2747192992190,218cyclictest2769086-21kworker/u20:6+efi_rts_wq08:25:125
2747198992180,217cyclictest2769079-21kworker/u20:3+efi_rts_wq08:10:167
2747182992180,217cyclictest2905694-21kworker/u20:8+efi_rts_wq12:35:122
2747182992180,217cyclictest2879223-21kworker/u20:2+efi_rts_wq11:15:102
2747198992170,216cyclictest2806515-21kworker/u20:5+efi_rts_wq09:33:147
2747198992160,215cyclictest2847311-21kworker/u20:1+efi_rts_wq10:30:087
2747182992150,214cyclictest2797986-21kworker/u20:0+efi_rts_wq08:50:162
2747182992140,213cyclictest2927736-21kworker/u20:2+efi_rts_wq12:30:082
2747182992140,213cyclictest2769079-21kworker/u20:3+efi_rts_wq08:10:162
2747203992130,212cyclictest2827952-21kworker/u20:1+efi_rts_wq09:30:078
2747198992130,212cyclictest2899528-21kworker/u20:1+efi_rts_wq11:33:397
2747198992120,211cyclictest2797986-21kworker/u20:0+efi_rts_wq09:05:157
2747192992110,210cyclictest2842092-21kworker/u20:4+efi_rts_wq09:50:075
2747184992110,210cyclictest2769086-21kworker/u20:6+efi_rts_wq08:20:103
2747195992090,208cyclictest2874020-21kworker/u20:3+efi_rts_wq10:53:326
2747184992080,207cyclictest2806515-21kworker/u20:5+efi_rts_wq10:00:123
2747184992070,206cyclictest2875690-21kworker/u20:1+efi_rts_wq10:58:323
2747203992060,205cyclictest2875690-21kworker/u20:1+efi_rts_wq11:00:138
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional