You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 00:34

x86 Intel Core i9-9900K @3600 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot4.osadl.org (updated Mon Feb 06, 2023 00:45:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
29273862406387,11sleep00-21swapper/019:08:150
29239322349331,10sleep60-21swapper/619:05:0912
29274182338332,3sleep120-21swapper/1219:08:444
29272022337319,10sleep140-21swapper/1419:05:496
29274432333314,10sleep30-21swapper/319:09:069
29274382331311,11sleep150-21swapper/1519:09:037
29273132331313,10sleep80-21swapper/819:07:1914
29272952331313,10sleep130-21swapper/1319:07:085
29274152326308,10sleep90-21swapper/919:08:4115
29272072326308,10sleep20-21swapper/219:05:538
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional