You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-25 - 22:47

x86 Intel Core i3-4360 CPU @3700 MHz, Linux 5.14.2-rt21 (Profile)

Latency plot of system in rack #0, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot4.osadl.org (updated Wed May 25, 2022 00:43:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1784053211968,38sleep00-21swapper/019:08:590
1783888210970,27sleep10-21swapper/119:06:521
1784091210776,22sleep20-21swapper/219:09:302
1783794210669,26sleep30-21swapper/319:05:423
18901192950,0sleep20-21swapper/222:15:132
19800002840,0sleep00-21swapper/000:01:230
1784395998025,47cyclictest0-21swapper/120:37:061
178439699740,50cyclictest0-21swapper/221:47:052
1784396996910,41cyclictest0-21swapper/222:42:052
1784396996710,41cyclictest0-21swapper/221:32:052
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional