You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-29 - 14:44

x86 Intel Core i7-3770K @3500 MHz, Linux 5.10.17-rt32 (Profile)

Latency plot of system in rack #0, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot5.osadl.org (updated Sun May 29, 2022 00:43:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
34188892361355,3sleep60-21swapper/619:06:1612
34189022342336,3sleep120-21swapper/1219:06:224
34191212340322,10sleep110-21swapper/1119:07:423
34189862340334,3sleep70-21swapper/719:06:4913
34188412340322,10sleep10-21swapper/119:05:551
34188842336329,4sleep50-21swapper/519:06:1511
34168792336328,5sleep40-21swapper/419:04:5410
34190742331313,11sleep140-21swapper/1419:07:296
34158452329323,3sleep150-21swapper/1519:04:497
34189922327309,10sleep90-21swapper/919:06:5115
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional