You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-05 - 03:38

x86 Intel Core i7-3770K @3500 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot5.osadl.org (updated Tue Jul 05, 2022 00:43:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
37246382397381,9sleep100-21swapper/1019:08:282
37240092374355,10sleep50-21swapper/519:05:4311
37246002347329,10sleep00-21swapper/019:08:180
37245372345339,3sleep150-21swapper/1519:08:017
37243482313294,10sleep140-21swapper/1419:07:126
37246312312294,10sleep80-21swapper/819:08:2614
37247852311292,11sleep10-21swapper/119:09:081
37246212307288,11sleep60-21swapper/619:08:2412
37241852303286,9sleep20-21swapper/219:06:288
37245742302291,6sleep90-21swapper/919:08:1115
37245812300283,10sleep110-21swapper/1119:08:133
37245642299280,11sleep70-21swapper/719:08:0913
37243472298280,10sleep130-21swapper/1319:07:115
37245552290270,11sleep30-21swapper/319:08:059
37240652287266,11sleep40-21swapper/419:05:5810
372220528176,2sleep120-21swapper/1219:05:014
3725279995210,42cyclictest0-21swapper/1522:25:087
372524099380,24cyclictest0-21swapper/500:24:0411
372524099370,24cyclictest0-21swapper/520:44:2411
3725271993212,0cyclictest0-21swapper/1322:25:085
175739720270,16pipewire67-21ksoftirqd/700:10:2113
3725264992624,1cyclictest984-21systemd-resolve20:01:203
3725240992610,16cyclictest0-21swapper/523:45:0511
372524099260,26cyclictest0-21swapper/520:22:2611
3725232992625,0cyclictest984-21systemd-resolve22:16:479
39245942250,0sleep11758332-21WRWorker#522:14:541
3725269992524,1cyclictest4069727-21ssh00:02:084
372524099250,24cyclictest0-21swapper/519:16:3311
175739820250,13pipewire-pulse3119005-21firefox21:31:3813
3725271992422,1cyclictest984-21systemd-resolve00:12:105
372526499240,14cyclictest0-21swapper/1123:25:303
372526099240,14cyclictest1756922-21Xorg23:47:462
372525399240,14cyclictest0-21swapper/919:20:5615
372524799240,14cyclictest0-21swapper/700:37:0813
372524099240,24cyclictest0-21swapper/523:51:0711
372524099240,24cyclictest0-21swapper/523:40:0811
372524099240,24cyclictest0-21swapper/523:29:0911
372524099240,24cyclictest0-21swapper/523:18:1011
372524099240,24cyclictest0-21swapper/522:45:1311
372524099240,24cyclictest0-21swapper/522:34:1411
372524099240,24cyclictest0-21swapper/522:23:1511
372524099240,24cyclictest0-21swapper/522:12:1611
372524099240,24cyclictest0-21swapper/522:01:1711
372524099240,24cyclictest0-21swapper/521:50:1811
372524099240,24cyclictest0-21swapper/521:39:1911
372524099240,24cyclictest0-21swapper/521:28:2011
372524099240,24cyclictest0-21swapper/521:06:2211
372524099240,24cyclictest0-21swapper/520:55:2311
372524099240,24cyclictest0-21swapper/520:11:2711
372524099240,24cyclictest0-21swapper/520:00:2811
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional