You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-26 - 11:59
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot6.osadl.org (updated Fri Apr 26, 2024 00:46:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
17713929958521,44cyclictest0-21swapper/1300:01:205
17713669957512,44cyclictest69-21ksoftirqd/520:36:5811
1771371995704,44cyclictest0-21swapper/621:12:2212
17713929956040,520cyclictest0-21swapper/1321:43:535
17713929955629,44cyclictest0-21swapper/1321:32:465
17713619955131,0cyclictest0-21swapper/319:51:229
1771397995384,44cyclictest0-21swapper/1420:58:206
17713739953815,522cyclictest0-21swapper/722:12:2213
17713669953514,0cyclictest0-21swapper/522:37:2311
17713739953444,0cyclictest0-21swapper/720:45:4213
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional