You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 18:07

x86 Intel Core i9-9900K @3600 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot6.osadl.org (updated Tue Feb 07, 2023 00:45:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2018242356318,32sleep60-21swapper/619:08:3112
2016952351332,13sleep40-21swapper/419:06:5210
2016562349329,14sleep20-21swapper/219:06:348
2016442349327,15sleep70-21swapper/719:06:2313
2019612347327,13sleep140-21swapper/1419:09:596
2017132347327,13sleep10-21swapper/119:07:061
2017082344323,14sleep130-21swapper/1319:07:015
2016322343321,14sleep120-21swapper/1219:06:124
2018702342322,13sleep150-21swapper/1519:08:567
2019152341320,14sleep80-21swapper/819:09:3714
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional