You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-02-17 - 16:22

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot8s.osadl.org (updated Mon Feb 17, 2025 12:44:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2561521000,0sleep50-21swapper/512:30:137
275991950,85ptp4l0-21swapper/107:08:281
3183326857,9sleep110-21swapper/1107:06:193
3185526553,10sleep50-21swapper/507:06:387
2827226553,9sleep40-21swapper/407:05:016
3180926453,9sleep00-21swapper/007:05:570
3181626351,10sleep70-21swapper/707:06:049
279472630,0sleep110-21swapper/1109:55:253
3181526251,9sleep60-21swapper/607:06:038
297672610,0sleep90-21swapper/910:00:1111
2879526150,9sleep100-21swapper/1007:05:062
121252600,0sleep60-21swapper/610:20:248
205342550,0sleep10-21swapper/107:35:001
119202550,0sleep30-21swapper/312:10:095
2760913027,1phc2sys0-21swapper/207:07:204
3248499290,1cyclictest0-21swapper/1007:30:252
32484992315,8cyclictest0-21swapper/1008:00:282
3245699222,15cyclictest0-21swapper/408:50:006
3245699211,15cyclictest0-21swapper/410:05:016
60712200,0sleep40-21swapper/407:15:136
3248499200,1cyclictest0-21swapper/1010:00:152
3247599204,9cyclictest0-21swapper/810:35:0110
32443991914,3cyclictest21640-21diskstats07:35:161
3244799183,10cyclictest0-21swapper/209:05:014
275991180,3ptp4l0-21swapper/112:00:181
3247599172,9cyclictest0-21swapper/807:45:0010
3247199173,9cyclictest0-21swapper/712:40:009
3244799173,10cyclictest9107-21kworker/u24:110:15:004
294862177,7sleep80-21swapper/807:05:1710
3247599162,9cyclictest0-21swapper/807:19:5910
3247199162,9cyclictest0-21swapper/711:05:019
3247199162,9cyclictest0-21swapper/707:30:019
3244799164,8cyclictest0-21swapper/208:25:004
3244799163,8cyclictest0-21swapper/208:40:014
3244799162,9cyclictest0-21swapper/208:10:004
3244799160,2cyclictest32368-21cut07:50:114
32443991611,3cyclictest10209-21cpu08:45:131
275991160,1ptp4l21-21ksoftirqd/108:40:121
275991160,0ptp4l0-21swapper/111:15:131
275991160,0ptp4l0-21swapper/109:35:231
275991160,0ptp4l0-21swapper/109:35:221
275991160,0ptp4l0-21swapper/108:10:181
189332160,0sleep80-21swapper/810:35:1510
189332160,0sleep80-21swapper/810:35:1410
32465991512,2cyclictest26088-21awk10:50:008
32465991512,2cyclictest26088-21awk10:50:008
3244799153,7cyclictest0-21swapper/209:35:014
3244399153,7cyclictest0-21swapper/111:15:011
3244399152,8cyclictest0-21swapper/110:10:011
300562150,0sleep80-21swapper/809:10:1810
275991150,6ptp4l0-21swapper/111:00:251
275991150,1ptp4l21-21ksoftirqd/108:25:201
275991150,0ptp4l0-21swapper/109:05:241
113792150,0sleep30-21swapper/309:30:145
3247599142,7cyclictest0-21swapper/811:35:0110
3247599142,7cyclictest0-21swapper/808:15:0010
3247599142,6cyclictest0-21swapper/812:40:0110
3247199142,7cyclictest0-21swapper/709:30:209
3247199140,8cyclictest0-21swapper/710:59:559
32465991412,1cyclictest0-21swapper/608:29:598
3244799142,8cyclictest0-21swapper/209:25:014
3244799142,7cyclictest0-21swapper/207:20:004
3244799140,9cyclictest29506-21fschecks_time07:45:154
3244799140,1cyclictest0-21swapper/210:03:214
3244799140,13cyclictest0-21swapper/211:20:174
3244399143,6cyclictest0-21swapper/110:55:251
3244399143,6cyclictest0-21swapper/110:05:001
3244399142,7cyclictest0-21swapper/112:25:011
275991140,1ptp4l5577-21tune2fs09:20:151
275991140,1ptp4l28691-21diskmemload10:20:191
275991140,1ptp4l21-21ksoftirqd/108:15:171
275991140,1ptp4l0-21swapper/111:20:161
137752140,0sleep50-21swapper/508:50:007
32812130,0sleep80-21swapper/807:54:5810
3247599132,7cyclictest0-21swapper/811:15:0110
3247599131,7cyclictest0-21swapper/808:25:2410
32475991310,2cyclictest22623-21turbostat12:25:0110
3246599130,8cyclictest0-21swapper/608:15:018
3245699132,7cyclictest0-21swapper/409:40:256
32452991311,1cyclictest25038-21turbostat09:54:595
3244799132,8cyclictest0-21swapper/212:05:014
3244799131,4cyclictest30947-21idleruntime-cro11:50:014
3243799132,7cyclictest0-21swapper/012:30:010
275991130,1ptp4l21-21ksoftirqd/111:26:381
275991130,1ptp4l21-21ksoftirqd/110:31:451
275991130,0ptp4l0-21swapper/110:45:011
275991130,0ptp4l0-21swapper/110:45:011
275991130,0ptp4l0-21swapper/110:10:211
275991130,0ptp4l0-21swapper/109:15:221
32489991210,1cyclictest0-21swapper/1109:19:593
32484991210,1cyclictest9177-21cut10:20:002
3248499120,11cyclictest0-21swapper/1009:40:002
3248499120,11cyclictest0-21swapper/1009:39:592
3247599121,7cyclictest0-21swapper/809:35:0110
3246599124,7cyclictest0-21swapper/608:04:598
3246199122,6cyclictest0-21swapper/511:45:017
3245299120,11cyclictest12712-21idleruntime-cro07:25:005
3244799124,2cyclictest14320-21latency_hist11:20:004
3244799123,2cyclictest3113-21tail11:00:174
3244799122,2cyclictest19633-21cpuspeed_turbos12:20:124
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional