You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-27 - 07:12

x86 Intel Core i5-7300U @2600 MHz, Linux 5.0.21-rt16 (Profile)

Latency plot of system in rack #1, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack1slot1.osadl.org (updated Mon Mar 27, 2023 00:44:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
142682900,1sleep214267-21sendmail-msp19:20:002
226482790,0sleep00-21swapper/021:46:000
12082780,0sleep10-21swapper/122:36:491
297672690,1sleep2793-21snmpd21:15:172
195842280,0sleep00-21swapper/000:14:150
33522260,0sleep10-21swapper/100:32:061
10820991918,0cyclictest72150irq/122-eno122:37:202
1081299190,18cyclictest0-21swapper/022:44:380
116872180,0sleep2818-21lldpd00:05:112
1081899180,18cyclictest0-21swapper/123:07:361
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional