You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-25 - 22:50

x86 Intel Core i5-7300U @2600 MHz, Linux 5.0.21-rt16 (Profile)

Latency plot of system in rack #1, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack1slot1.osadl.org (updated Wed May 25, 2022 12:45:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2571423760,4sleep30-21swapper/307:05:143
271512224162,23sleep10-21swapper/107:08:061
270802200163,24sleep20-21swapper/207:07:112
271502199161,25sleep00-21swapper/007:08:060
23812840,0sleep10-21swapper/112:05:011
158562590,0sleep10-21swapper/110:25:161
316692170,0sleep30-21swapper/312:39:553
2738099119,1cyclictest28-21ksoftirqd/207:55:002
27380991110,1cyclictest28-21ksoftirqd/212:05:012
2738099111,9cyclictest0-21swapper/210:30:132
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional