You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-11-30 - 06:08

x86 Intel Core i5-7300U @2600 MHz, Linux 5.0.21-rt16 (Profile)

Latency plot of system in rack #1, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack1slot1.osadl.org (updated Wed Nov 30, 2022 00:45:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
169882201165,24sleep10-21swapper/119:08:301
170872199160,25sleep30-21swapper/319:09:493
168232199161,26sleep20-21swapper/219:06:222
169852197159,25sleep00-21swapper/019:08:290
320652790,0sleep00-21swapper/022:20:170
32572660,0sleep10-21swapper/123:44:581
28202610,0sleep10-21swapper/100:23:271
49062600,0sleep30-21swapper/321:46:563
261022200,0sleep10-21swapper/120:40:131
17202991811,6cyclictest18260-21ssh23:22:403
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional