You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-04 - 05:37

x86 Intel Core i5-7300U @2600 MHz, Linux 5.0.21-rt16 (Profile)

Latency plot of system in rack #1, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack1slot1.osadl.org (updated Sun Jun 04, 2023 00:45:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
126572231158,25sleep00-21swapper/019:07:280
126192215150,22sleep20-21swapper/219:06:592
126552209149,48sleep30-21swapper/319:07:273
106572202163,25sleep10-21swapper/119:05:011
271072730,0sleep10-21swapper/119:40:141
323222660,0sleep10-21swapper/121:48:381
1295099160,16cyclictest0-21swapper/121:23:311
311562140,0sleep00-21swapper/023:50:210
107812140,1sleep210614-21latency_hist23:25:012
126062130,0sleep30-21swapper/320:20:183
287062120,0sleep10-21swapper/121:44:221
1295799121,10cyclictest29924-21apt-get00:30:182
1295799120,12cyclictest0-21swapper/222:16:322
1295799120,0cyclictest0-21swapper/223:33:292
1295099120,0cyclictest0-21swapper/122:45:191
1294599120,1cyclictest4358-21python23:15:260
12957991111,0cyclictest0-21swapper/223:37:242
1295799110,10cyclictest0-21swapper/221:45:282
1294599119,1cyclictest644-21nscd23:23:220
12957991010,0cyclictest0-21swapper/222:54:162
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional