You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-16 - 14:20
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack1slot1.osadl.org (updated Wed Jul 16, 2025 12:45:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
139912213179,22sleep30-21swapper/307:05:343
141102203157,32sleep20-21swapper/207:07:052
139982201146,42sleep00-21swapper/007:05:390
141662198160,25sleep10-21swapper/107:07:491
257472820,0sleep10-21swapper/110:55:221
290552200,0sleep10-21swapper/110:17:531
290552200,0sleep10-21swapper/110:17:531
130222200,0sleep10-21swapper/109:56:141
252882170,0sleep10-21swapper/110:13:231
1441999122,5cyclictest10690-21perf09:55:000
1444199119,1cyclictest35-21ksoftirqd/309:25:003
1444199114,6cyclictest35-21ksoftirqd/308:15:003
1442899111,9cyclictest0-21swapper/108:35:181
1441999112,4cyclictest31836-21sort07:45:000
1444199109,1cyclictest35-21ksoftirqd/310:00:013
1444199109,1cyclictest35-21ksoftirqd/309:55:003
1444199108,2cyclictest20133-21ssh11:32:103
1444199108,1cyclictest35-21ksoftirqd/308:50:003
14441991010,0cyclictest35-21ksoftirqd/309:40:143
14441991010,0cyclictest35-21ksoftirqd/309:30:243
1443499108,1cyclictest28-21ksoftirqd/209:29:542
1443499100,8cyclictest1497-21sendmail-mta10:04:172
14428991010,0cyclictest0-21swapper/112:25:021
1441999108,1cyclictest9-21ksoftirqd/012:10:140
1441999102,4cyclictest28860-21perf11:45:010
1441999102,4cyclictest13774-21perf08:15:010
1441999101,4cyclictest1684-21latency_hist12:35:010
29076290,2sleep00-21swapper/010:17:570
29076290,2sleep00-21swapper/010:17:560
144419999,0cyclictest35-21ksoftirqd/309:35:173
144419998,1cyclictest35-21ksoftirqd/310:40:003
144419998,1cyclictest35-21ksoftirqd/310:30:003
144419998,1cyclictest35-21ksoftirqd/310:15:003
144419997,1cyclictest35-21ksoftirqd/310:25:013
144349990,4cyclictest31658-21sed10:20:242
144199998,1cyclictest9-21ksoftirqd/009:19:590
144199992,3cyclictest16157-21latency_hist08:20:000
144199990,5cyclictest7319-21latency_hist09:10:010
144419988,0cyclictest35-21ksoftirqd/308:25:173
144419987,1cyclictest35-21ksoftirqd/312:10:133
144419987,1cyclictest35-21ksoftirqd/312:10:003
144419987,1cyclictest35-21ksoftirqd/312:00:163
144419987,1cyclictest35-21ksoftirqd/310:49:593
144419987,1cyclictest35-21ksoftirqd/309:55:173
144419987,1cyclictest35-21ksoftirqd/309:45:223
144419986,1cyclictest5604-21snmpd08:06:423
144419981,5cyclictest27365-21timerwakeupswit08:40:203
144419980,3cyclictest0-21swapper/310:50:133
144349986,1cyclictest60950irq/123-eno111:45:162
144349986,1cyclictest60950irq/123-eno111:45:152
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional