You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 18:06

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.4.229-rt200 (Profile)

Latency plot of system in rack #1, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a -t3 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot2.osadl.org (updated Tue Feb 07, 2023 12:43:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
871727473,0sleep30-21swapper/306:22:533
871027271,0sleep10-21swapper/106:22:471
868326261,0sleep00-21swapper/006:22:260
9054995252,0cyclictest4380-21md0_resync08:39:090
9056994545,0cyclictest83150irq/26-0000:00:08:39:092
869023127,0sleep20-21swapper/206:22:322
90569966,0cyclictest0-21swapper/209:49:312
90569965,0cyclictest0-21swapper/211:35:472
90569960,0cyclictest0-21swapper/208:09:342
90559960,0cyclictest0-21swapper/111:37:201
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional