You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-30 - 23:42

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.4.229-rt200 (Profile)

Latency plot of system in rack #1, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a -t3 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot2.osadl.org (updated Thu Jun 30, 2022 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
513423826,0sleep10-21swapper/106:49:271
517123728,0sleep30-21swapper/306:49:493
512023627,0sleep20-21swapper/206:49:162
542323524,0sleep00-21swapper/006:52:470
5510991111,0cyclictest0-21swapper/008:53:120
55109977,0cyclictest3346-21snmpd09:41:130
55129960,0cyclictest0-21swapper/212:03:142
55129960,0cyclictest0-21swapper/209:23:222
55119966,0cyclictest15959-21diskmemload11:38:111
55119960,0cyclictest0-21swapper/112:17:551
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional