You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-31 - 11:09

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.4.229-rt200 (Profile)

Latency plot of system in rack #1, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a -t3 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot2.osadl.org (updated Wed May 31, 2023 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
9905991010,0cyclictest12650-21kworker/2:019:09:222
9905991010,0cyclictest12598-21kworker/2:121:34:512
99059999,0cyclictest12598-21kworker/2:123:38:252
99059999,0cyclictest12598-21kworker/2:121:47:172
99059999,0cyclictest12598-21kworker/2:121:20:352
99059999,0cyclictest12598-21kworker/2:121:03:082
99059999,0cyclictest10680-21kworker/2:020:59:082
99059999,0cyclictest10680-21kworker/2:020:45:082
339990,0migration/33259-21df_abs18:07:313
259990,0migration/28641-21latency18:07:372
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional