You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-01 - 10:15

x86 Intel Atom D2700 @2130 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #1, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot6.osadl.org (updated Wed May 31, 2023 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2911210,0irq_work/2311rcuc/210:23:002
2911180,0irq_work/2311rcuc/207:59:362
2911160,0irq_work/2311rcuc/210:50:392
3611150,0irq_work/3381rcuc/307:59:123
2911150,0irq_work/2311rcuc/209:13:512
3611140,0irq_work/3381rcuc/309:34:073
2911140,0irq_work/2311rcuc/208:41:322
2911130,0irq_work/2311rcuc/211:17:372
2911130,0irq_work/2311rcuc/210:58:432
2911130,0irq_work/2311rcuc/207:10:492
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional