You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-13 - 10:13

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot6s.osadl.org (updated Sun Jul 13, 2025 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
223099950,6rtkit-daemon2229-21rtkit-daemon18:31:270
223099890,13rtkit-daemon2229-21rtkit-daemon20:20:150
223099870,28rtkit-daemon2229-21rtkit-daemon18:26:190
90112633,12sleep20-21swapper/219:26:412
211922624,49sleep00-21swapper/021:01:210
211922624,49sleep00-21swapper/021:01:210
141052623,8sleep014164-21tune2fs23:01:220
1108399626,48cyclictest0-21swapper/121:36:401
1108399625,50cyclictest0-21swapper/121:21:051
1108399624,49cyclictest0-21swapper/123:26:261
1108399615,48cyclictest0-21swapper/119:41:411
1108399614,49cyclictest0-21swapper/122:01:281
1108399614,48cyclictest0-21swapper/120:11:251
1108399605,47cyclictest0-21swapper/123:21:281
1108399605,47cyclictest0-21swapper/123:06:131
1108399604,49cyclictest0-21swapper/122:36:031
1108399604,49cyclictest0-21swapper/122:36:031
11081996037,10cyclictest14788-21telnet21:56:140
16352593,49sleep00-21swapper/019:11:400
1108399595,47cyclictest0-21swapper/120:36:391
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional