You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 16:15

x86 Intel Atom D2700 @2130 MHz, Linux 4.4.39-rt50 (Profile)

Latency plot of system in rack #1, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6.osadl.org (updated Mon Jun 27, 2022 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
91700,0rcu_sched29-21ksoftirqd/208:17:542
81700,0rcu_preempt3-21ksoftirqd/007:33:180
81690,0rcu_preempt29-21ksoftirqd/207:51:212
81690,0rcu_preempt29-21ksoftirqd/207:51:212
81640,0rcu_preempt29-21ksoftirqd/208:38:072
81630,0rcu_preempt20925-21latency_hist09:17:552
91620,0rcu_sched37-21ksoftirqd/307:37:543
81620,0rcu_preempt37-21ksoftirqd/308:13:093
81610,0rcu_preempt37-21ksoftirqd/307:13:073
81610,0rcu_preempt0-21swapper/211:43:192
81600,0rcu_preempt37-21ksoftirqd/311:28:253
81600,0rcu_preempt37-21ksoftirqd/310:42:543
81600,0rcu_preempt37-21ksoftirqd/308:07:263
81600,0rcu_preempt29-21ksoftirqd/211:58:072
3499600,0migration/330008-21runrttasks07:03:053
81590,0rcu_preempt37-21ksoftirqd/312:27:083
81590,0rcu_preempt37-21ksoftirqd/310:33:083
81590,0rcu_preempt37-21ksoftirqd/310:33:083
81590,0rcu_preempt37-21ksoftirqd/310:26:363
81590,0rcu_preempt37-21ksoftirqd/309:48:133
81590,0rcu_preempt29-21ksoftirqd/210:53:202
81580,0rcu_preempt29-21ksoftirqd/209:25:102
81580,0rcu_preempt29-21ksoftirqd/208:37:542
81570,0rcu_preempt37-21ksoftirqd/308:08:253
81570,0rcu_preempt29-21ksoftirqd/211:05:202
81570,0rcu_preempt29-21ksoftirqd/209:18:262
81570,0rcu_preempt29-21ksoftirqd/207:27:322
3187299573,0cyclictest0-21swapper/011:08:130
3187299573,0cyclictest0-21swapper/007:23:040
81560,0rcu_preempt37-21ksoftirqd/311:13:283
81560,0rcu_preempt37-21ksoftirqd/308:22:553
81560,0rcu_preempt37-21ksoftirqd/307:54:393
81560,0rcu_preempt3-21ksoftirqd/011:03:080
81560,0rcu_preempt29-21ksoftirqd/209:28:102
31882995623,0cyclictest37-21ksoftirqd/309:19:313
3187299563,0cyclictest19053-21tune2fs11:48:070
31872995623,0cyclictest29933-21nscd10:17:540
91550,0rcu_sched29-21ksoftirqd/207:17:542
81550,0rcu_preempt37-21ksoftirqd/311:48:183
81550,0rcu_preempt37-21ksoftirqd/311:07:543
81550,0rcu_preempt37-21ksoftirqd/310:53:133
81550,0rcu_preempt37-21ksoftirqd/310:07:403
81550,0rcu_preempt37-21ksoftirqd/308:23:253
81550,0rcu_preempt29-21ksoftirqd/212:34:072
81550,0rcu_preempt29-21ksoftirqd/212:29:242
81550,0rcu_preempt29-21ksoftirqd/212:29:242
81550,0rcu_preempt29-21ksoftirqd/212:23:572
81550,0rcu_preempt29-21ksoftirqd/211:33:222
81550,0rcu_preempt29-21ksoftirqd/211:33:222
81550,0rcu_preempt29-21ksoftirqd/207:20:532
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional