You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-20 - 10:02
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot8.osadl.org (updated Sat Apr 20, 2024 00:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
139812841819,14sleep10-21swapper/119:05:441
14443995104,488cyclictest0-21swapper/019:28:050
14443995104,488cyclictest0-21swapper/019:28:040
1444399454395,46cyclictest0-21swapper/019:10:060
1444399454395,46cyclictest0-21swapper/019:10:060
1444499440399,29cyclictest0-21swapper/119:28:051
1444499440399,29cyclictest0-21swapper/119:28:041
1444499405349,41cyclictest0-21swapper/119:10:071
1444499405349,41cyclictest0-21swapper/119:10:061
13293212198,15sleep00-21swapper/019:05:160
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional