You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-29 - 00:45
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot8.osadl.org (updated Tue May 28, 2024 12:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2064699889812,68cyclictest28840-21proc_pri07:30:290
2064799805761,29cyclictest0-21swapper/107:30:291
205072758735,15sleep10-21swapper/107:09:001
204092520498,15sleep00-21swapper/007:08:010
2064699411339,45cyclictest0-21swapper/007:10:050
2064799355285,39cyclictest0-21swapper/107:10:051
1058721100,4sleep010591-21sed11:15:300
2277991060,4rtkit-daemon2276-21rtkit-daemon09:58:381
2277991050,4rtkit-daemon2276-21rtkit-daemon09:13:281
971321010,4sleep19711-21ntp_kernel_pll_10:20:251
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional