You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-23 - 16:07
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot8.osadl.org (updated Wed Apr 23, 2025 12:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1047999844767,61cyclictest0-21swapper/009:12:380
1048099806731,63cyclictest0-21swapper/109:12:381
10479995304,12cyclictest0-21swapper/007:10:190
1048099481418,56cyclictest0-21swapper/107:10:191
102682466445,14sleep10-21swapper/107:08:131
397421070,3sleep041ktimersoftd/010:38:110
249902990,3sleep024995-21latency_hist12:20:000
10480999814,68cyclictest0-21swapper/107:20:581
216899940,11rtkit-daemon0-21swapper/008:56:490
10480999411,66cyclictest0-21swapper/112:28:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional