You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-13 - 17:57
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot8.osadl.org (updated Fri Jun 13, 2025 12:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3173799496415,48cyclictest0-21swapper/107:54:401
3173699449370,52cyclictest0-21swapper/007:54:400
316612428405,16sleep00-21swapper/007:09:410
316322386366,14sleep10-21swapper/107:09:221
3173799372292,45cyclictest0-21swapper/107:10:091
317369910484,14cyclictest0-21swapper/011:53:590
3173699977,84cyclictest19188-21ssh09:24:000
3173699975,20cyclictest0-21swapper/008:11:590
3173699912,69cyclictest10452-21diskmemload09:45:580
31736999010,60cyclictest0-21swapper/012:19:000
31736998812,59cyclictest0-21swapper/007:56:580
31736998657,16cyclictest78950irq/46-eth0-tx-12:27:590
3173699865,54cyclictest0-21swapper/007:10:090
145002850,4sleep114503-21grep11:05:231
3173799808,31cyclictest0-21swapper/112:04:441
31737998021,17cyclictest0-21swapper/111:25:581
31736998013,51cyclictest0-21swapper/008:34:000
3173799796,29cyclictest0-21swapper/110:05:201
3173799796,17cyclictest0-21swapper/110:50:221
3173799787,30cyclictest0-21swapper/112:15:331
3173799786,33cyclictest0-21swapper/110:59:221
3173799786,18cyclictest0-21swapper/109:17:211
3173799777,27cyclictest0-21swapper/109:35:231
31737997715,25cyclictest0-21swapper/109:12:441
31737997713,22cyclictest0-21swapper/111:45:131
3173699779,52cyclictest0-21swapper/008:52:590
31736997713,51cyclictest0-21swapper/011:40:580
31736997712,49cyclictest0-21swapper/008:26:590
216899770,3rtkit-daemon2167-21rtkit-daemon12:05:250
3173799766,29cyclictest0-21swapper/111:03:431
3173799766,28cyclictest0-21swapper/111:17:371
3173799766,27cyclictest0-21swapper/109:29:031
3173799765,32cyclictest0-21swapper/107:35:581
216899760,4rtkit-daemon2167-21rtkit-daemon10:55:190
3173799757,28cyclictest0-21swapper/109:55:521
3173799756,29cyclictest0-21swapper/112:31:421
3173799756,27cyclictest0-21swapper/111:41:061
3173799756,27cyclictest0-21swapper/110:19:381
3173799756,27cyclictest0-21swapper/109:20:161
3173799756,26cyclictest0-21swapper/110:25:191
3173799755,28cyclictest0-21swapper/110:10:261
31737997518,18cyclictest0-21swapper/110:31:321
31737997517,16cyclictest0-21swapper/112:28:291
3173799748,28cyclictest0-21swapper/111:50:191
3173799748,28cyclictest0-21swapper/109:45:171
3173799746,30cyclictest0-21swapper/110:03:401
3173799746,27cyclictest0-21swapper/112:14:061
3173799746,27cyclictest0-21swapper/111:14:091
3173799746,27cyclictest0-21swapper/108:08:071
3173799746,26cyclictest0-21swapper/109:44:441
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional