You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-01-24 - 12:45

Intel(R) Atom(TM) CPU Z530 @ 1.60GHz, Linux 3.12.61-rt81 (Profile)

Latency plot of system in rack #1, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot8.osadl.org (updated Sun Jan 24, 2021 00:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
168299948834,86cyclictest1710-21wc19:10:011
168199909798,77cyclictest0-21swapper/019:10:010
168299447366,48cyclictest0-21swapper/119:18:471
168199389310,51cyclictest0-21swapper/019:18:470
221799970,4rtkit-daemon2216-21rtkit-daemon22:29:511
221799960,3rtkit-daemon2216-21rtkit-daemon22:44:461
221799880,4rtkit-daemon2216-21rtkit-daemon21:25:140
1681998616,47cyclictest0-21swapper/019:10:590
208032790,10sleep1271ktimersoftd/120:05:211
1681997710,61cyclictest0-21swapper/021:48:000
168299756,18cyclictest0-21swapper/122:46:401
221799730,10rtkit-daemon0-21swapper/122:55:371
168299735,14cyclictest0-21swapper/122:35:441
168299735,14cyclictest0-21swapper/122:35:441
168299735,14cyclictest0-21swapper/121:40:091
168299735,14cyclictest0-21swapper/100:24:591
168299726,16cyclictest0-21swapper/100:05:251
168299725,59cyclictest0-21swapper/100:36:001
168299725,16cyclictest0-21swapper/123:46:131
168299725,16cyclictest0-21swapper/123:01:481
168299725,16cyclictest0-21swapper/122:07:471
168299725,13cyclictest0-21swapper/122:34:241
168299725,10cyclictest0-21swapper/122:54:421
221799710,19rtkit-daemon0-21swapper/121:53:051
168299716,16cyclictest0-21swapper/122:22:351
168299715,16cyclictest0-21swapper/123:51:491
168299715,16cyclictest0-21swapper/121:39:551
168299715,14cyclictest0-21swapper/123:25:451
168299715,14cyclictest0-21swapper/122:01:281
168299713,8cyclictest22695-21ssh23:25:011
1681997126,26cyclictest0-21swapper/022:07:020
168299706,15cyclictest0-21swapper/123:38:271
168299706,14cyclictest0-21swapper/100:27:501
168299705,17cyclictest0-21swapper/120:30:031
168299705,16cyclictest0-21swapper/100:12:231
168299705,16cyclictest0-21swapper/100:01:571
168299705,14cyclictest0-21swapper/121:47:571
168299705,13cyclictest0-21swapper/121:57:211
168299703,9cyclictest27331-21munin-node20:25:161
24212690,4sleep02422-21ssh22:49:380
168299695,17cyclictest0-21swapper/123:13:081
168299695,16cyclictest0-21swapper/123:33:221
168299695,16cyclictest0-21swapper/121:18:101
168299695,12cyclictest0-21swapper/121:24:251
168299693,9cyclictest9017-21munin-node19:30:171
168299686,11cyclictest0-21swapper/123:09:261
168299686,11cyclictest0-21swapper/123:09:251
168299685,16cyclictest0-21swapper/121:10:271
168299685,15cyclictest0-21swapper/123:17:051
168299685,13cyclictest0-21swapper/123:42:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional