You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-06 - 22:38

x86 Intel Xeon E3-1220 @3100 MHz, Linux 4.19.1-rt3 (Profile)

Latency plot of system in rack #2, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack2slot0.osadl.org (updated Mon Feb 06, 2023 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
265642890,2sleep03123299cyclictest10:18:240
300272630,1sleep230032-21needreboot07:05:162
306092550,0sleep30-21swapper/311:55:553
196992550,0sleep30-21swapper/311:12:533
288032530,1sleep2311rcuc/211:55:262
157592500,0sleep30-21swapper/311:52:183
253212410,0sleep30-21swapper/310:25:563
115632360,0sleep20-21swapper/210:06:282
323332340,0sleep30-21swapper/312:37:083
3088023119,7sleep00-21swapper/007:06:590
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional