You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-01 - 10:06

x86 Intel Xeon E3-1220 @3100 MHz, Linux 4.19.1-rt3 (Profile)

Latency plot of system in rack #2, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack2slot0.osadl.org (updated Thu Jun 01, 2023 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
321712690,0sleep30-21swapper/322:27:423
95212610,0sleep30-21swapper/300:24:293
41032560,0sleep30-21swapper/320:45:333
260812520,1sleep10-21swapper/121:45:301
188782510,0sleep20-21swapper/221:27:332
113642510,0sleep10-21swapper/122:46:461
166362500,0sleep00-21swapper/022:15:330
71812480,0sleep00-21swapper/021:32:450
193632480,0sleep00-21swapper/023:13:210
2774323615,7sleep10-21swapper/119:07:221
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional