You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 04:02
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack2slot0.osadl.org (updated Sat Jul 27, 2024 00:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
324322750,1sleep232429-21sshd21:43:192
153912610,1sleep10-21swapper/122:57:281
317432600,0sleep30-21swapper/300:27:173
94702550,0sleep10-21swapper/100:07:301
179662550,0sleep00-21swapper/021:44:540
242962540,1sleep31643099cyclictest22:52:383
216472540,0sleep3401ktimersoftd/321:20:063
192012530,1sleep20-21swapper/221:36:352
151812530,0sleep00-21swapper/022:57:270
295372510,0sleep30-21swapper/322:19:263
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional