You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-10 - 17:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Sun Dec 10, 2023 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
126826346,7sleep20-21swapper/207:06:262
164272610,0sleep20-21swapper/209:46:512
103042550,0sleep00-21swapper/011:08:190
212402530,0sleep10-21swapper/111:04:431
174862530,0sleep10-21swapper/109:58:021
299692520,0sleep20-21swapper/208:10:192
202632520,0sleep00-21swapper/009:36:310
264982490,1sleep126497-21bash11:10:561
216532490,0sleep10-21swapper/112:27:351
34872480,0sleep30-21swapper/309:28:163
294902480,0sleep20-21swapper/211:50:152
294902480,0sleep20-21swapper/211:50:152
229642480,0sleep00-21swapper/012:16:400
171724728,7sleep30-21swapper/307:09:563
129342470,0sleep20-21swapper/210:13:462
42122390,0sleep10-21swapper/111:34:561
12932298,7sleep00-21swapper/007:06:360
165222312,7sleep10-21swapper/107:09:251
308552180,0sleep20-21swapper/210:49:502
96182170,0sleep3372-21jbd2/sda1-810:51:363
285062170,0sleep1241ktimersoftd/109:15:571
305932160,0sleep10-21swapper/111:55:451
203082160,0sleep10-21swapper/112:05:151
87862150,0sleep00-21swapper/012:03:140
248712150,0sleep10-21swapper/112:17:011
240772150,0sleep30-21swapper/311:43:473
254092140,0sleep00-21swapper/009:42:550
1845991413,0cyclictest16091-21lspci11:42:221
7832130,0sleep30-21swapper/309:44:183
321782130,0sleep21000-21runrttasks10:33:282
194502130,0sleep00-21swapper/012:21:360
1845991311,1cyclictest25-21ksoftirqd/110:27:461
183999130,12cyclictest0-21swapper/010:35:460
183999130,11cyclictest661-21dbus-daemon09:30:360
288572120,0sleep20-21swapper/212:28:522
1859991210,1cyclictest26853-21sshd10:38:043
185999120,1cyclictest30014-21bash10:22:033
1852991211,0cyclictest0-21swapper/209:40:212
1845991211,0cyclictest8500-21lspci10:07:281
1845991211,0cyclictest33150irq/27-ahci[00009:37:101
183999120,11cyclictest12496-21sshd11:19:470
176692120,0sleep10-21swapper/110:53:021
209572110,5sleep121046-21sshd11:26:351
185999119,1cyclictest4788-21sshd11:18:243
185999118,2cyclictest661-21dbus-daemon09:45:443
1859991110,0cyclictest0-21swapper/311:45:033
1859991110,0cyclictest0-21swapper/311:29:443
185999110,10cyclictest0-21swapper/311:04:343
185299110,10cyclictest0-21swapper/211:59:422
185299110,10cyclictest0-21swapper/211:11:322
185299110,10cyclictest0-21swapper/211:07:522
185299110,10cyclictest0-21swapper/207:20:322
184599119,1cyclictest25-21ksoftirqd/110:16:011
1845991110,0cyclictest0-21swapper/110:37:351
184599110,10cyclictest0-21swapper/109:14:561
184599110,10cyclictest0-21swapper/108:30:251
183999119,1cyclictest0-21swapper/010:44:470
183999110,10cyclictest0-21swapper/011:23:270
185999109,0cyclictest0-21swapper/312:11:443
185999109,0cyclictest0-21swapper/311:37:233
185999109,0cyclictest0-21swapper/310:47:033
185999109,0cyclictest0-21swapper/310:42:333
185999109,0cyclictest0-21swapper/310:33:333
185999109,0cyclictest0-21swapper/310:08:033
185999109,0cyclictest0-21swapper/309:11:143
185999100,0cyclictest0-21swapper/312:27:543
185999100,0cyclictest0-21swapper/312:08:533
185999100,0cyclictest0-21swapper/311:14:433
185999100,0cyclictest0-21swapper/310:28:143
185999100,0cyclictest0-21swapper/309:34:333
185999100,0cyclictest0-21swapper/308:35:233
185299109,0cyclictest0-21swapper/212:13:532
185299109,0cyclictest0-21swapper/211:15:132
185299109,0cyclictest0-21swapper/210:36:532
185299109,0cyclictest0-21swapper/210:27:032
185299109,0cyclictest0-21swapper/210:21:422
185299108,1cyclictest0-21swapper/211:22:322
185299100,9cyclictest0-21swapper/208:40:012
185299100,0cyclictest0-21swapper/211:40:432
185299100,0cyclictest0-21swapper/211:30:132
185299100,0cyclictest0-21swapper/210:41:222
184599109,0cyclictest33150irq/27-ahci[00011:35:031
184599109,0cyclictest3300-21lspci11:07:041
184599109,0cyclictest0-21swapper/112:20:351
184599109,0cyclictest0-21swapper/111:15:061
184599109,0cyclictest0-21swapper/110:57:351
184599109,0cyclictest0-21swapper/110:46:351
184599109,0cyclictest0-21swapper/110:42:061
1845991010,0cyclictest33150irq/27-ahci[00009:48:441
184599100,0cyclictest0-21swapper/112:39:351
184599100,0cyclictest0-21swapper/112:14:551
184599100,0cyclictest0-21swapper/109:44:251
183999109,0cyclictest0-21swapper/012:37:460
183999109,0cyclictest0-21swapper/011:41:370
183999109,0cyclictest0-21swapper/010:26:470
183999109,0cyclictest0-21swapper/009:52:070
183999109,0cyclictest0-21swapper/009:45:060
183999109,0cyclictest0-21swapper/009:12:160
183999108,1cyclictest0-21swapper/012:05:270
183999108,1cyclictest0-21swapper/010:06:370
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional