You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-29 - 14:10

x86 Intel Xeon E3-1220 @3100 MHz, Linux 4.19.1-rt3 (Profile)

Latency plot of system in rack #2, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack2slot0.osadl.org (updated Wed Jun 29, 2022 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
13812930,1sleep3401ktimersoftd/309:52:253
160732530,0sleep30-21swapper/309:40:113
160772520,0sleep20-21swapper/211:08:132
67642490,0sleep00-21swapper/011:14:000
247072480,0sleep00-21swapper/011:34:340
246822460,2sleep1611499cyclictest11:02:161
71572450,0sleep20-21swapper/211:14:062
139322450,0sleep20-21swapper/211:23:482
588324331,7sleep20-21swapper/207:08:312
575224018,7sleep10-21swapper/107:06:541
204782350,0sleep30-21swapper/312:29:573
56122277,7sleep00-21swapper/007:05:210
570522412,7sleep30-21swapper/307:06:203
290532160,0sleep10-21swapper/110:23:221
20932160,0sleep30-21swapper/309:36:313
77452120,0sleep30-21swapper/310:01:593
6117991210,1cyclictest0-21swapper/209:22:052
610899120,2cyclictest678-21gdbus11:24:080
610899120,11cyclictest19343-21sshd11:09:060
612299119,1cyclictest577-13audispd10:43:243
612299119,1cyclictest577-13audispd10:43:243
6122991110,0cyclictest0-21swapper/312:01:053
6122991110,0cyclictest0-21swapper/311:32:443
6122991110,0cyclictest0-21swapper/310:05:243
6117991110,0cyclictest0-21swapper/211:54:062
6117991110,0cyclictest0-21swapper/210:36:252
611799110,1cyclictest0-21swapper/212:31:252
611799110,10cyclictest0-21swapper/212:38:562
611799110,10cyclictest0-21swapper/212:02:062
611799110,10cyclictest0-21swapper/210:52:452
611799110,10cyclictest0-21swapper/209:39:362
6114991110,0cyclictest0-21swapper/109:52:021
611499110,1cyclictest12383-21sshd09:23:111
611499110,10cyclictest0-21swapper/110:03:011
610899113,2cyclictest9-21ksoftirqd/010:50:160
6108991110,0cyclictest0-21swapper/010:30:370
610899110,10cyclictest0-21swapper/012:26:570
610899110,10cyclictest0-21swapper/012:20:060
610899110,10cyclictest0-21swapper/011:03:070
610899110,10cyclictest0-21swapper/010:17:370
610899110,10cyclictest0-21swapper/008:10:360
610899110,0cyclictest0-21swapper/011:40:170
612299109,0cyclictest0-21swapper/312:30:543
612299109,0cyclictest0-21swapper/312:11:153
612299109,0cyclictest0-21swapper/311:54:043
612299109,0cyclictest0-21swapper/311:37:253
612299109,0cyclictest0-21swapper/311:03:043
612299109,0cyclictest0-21swapper/310:46:553
612299109,0cyclictest0-21swapper/309:19:343
612299108,1cyclictest846-21lspci10:16:153
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional