You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 02:18

x86 Intel Celeron M @1500 MHz, Linux 3.2.39-rt59 (Profile)

Latency plot of system in rack #2, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rack2slot6.osadl.org (updated Mon Jun 27, 2022 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31961995525cyclictest0-21swapper17:44:080
31961995227cyclictest21451-21kworker/0:018:16:160
31961995119cyclictest0-21swapper19:24:450
31961995016cyclictest21451-21kworker/0:020:06:420
31961994927cyclictest0-21swapper20:36:350
31961994922cyclictest21451-21kworker/0:020:46:040
31961994917cyclictest21451-21kworker/0:018:27:120
31961994915cyclictest21451-21kworker/0:020:19:160
31961994910cyclictest0-21swapper18:41:370
31961994910cyclictest0-21swapper17:29:560
31961994818cyclictest0-21swapper18:55:360
31961994810cyclictest0-21swapper19:10:580
31961994810cyclictest0-21swapper19:06:030
3196199479cyclictest14604-21vmstat19:56:310
31961994724cyclictest0-21swapper19:39:070
31961994721cyclictest0-21swapper20:05:380
31961994715cyclictest21451-21kworker/0:019:47:250
31961994715cyclictest21451-21kworker/0:018:16:360
31961994714cyclictest21451-21kworker/0:020:50:130
31961994713cyclictest21451-21kworker/0:017:58:090
31961994712cyclictest21451-21kworker/0:020:30:460
3196199469cyclictest0-21swapper19:55:140
31961994621cyclictest0-21swapper18:39:010
31961994620cyclictest0-21swapper19:00:100
31961994617cyclictest21451-21kworker/0:017:53:220
31961994615cyclictest21451-21kworker/0:019:35:270
31961994614cyclictest21451-21kworker/0:020:33:480
31961994613cyclictest21451-21kworker/0:019:30:330
31961994612cyclictest21451-21kworker/0:018:24:410
31961994611cyclictest0-21swapper18:32:300
31961994610cyclictest0-21swapper19:44:060
31961994610cyclictest0-21swapper17:38:320
3196199459cyclictest0-21swapper17:35:150
31961994515cyclictest21451-21kworker/0:019:17:200
31961994515cyclictest21451-21kworker/0:018:03:110
31961994510cyclictest0-21swapper20:51:290
31961994510cyclictest0-21swapper20:23:330
31961994510cyclictest0-21swapper19:15:010
31961994510cyclictest0-21swapper18:46:170
31961994510cyclictest0-21swapper17:48:030
3196199448cyclictest0-21swapper20:11:560
31961994415cyclictest21451-21kworker/0:018:06:550
31961993517cyclictest0-21swapper16:04:360
3196199349cyclictest16155-21munin-node16:11:400
31961993322cyclictest6187-21latency17:11:360
31961993321cyclictest18861-21vmstat16:16:440
3196199329cyclictest0-21swapper16:52:260
3196199329cyclictest0-21swapper15:34:500
3196199328cyclictest0-21swapper17:20:490
31961993223cyclictest20431-21open_inodes16:21:410
31961993223cyclictest11108-21ls15:56:390
31961993222cyclictest27775-21ps16:41:410
31961993222cyclictest26210-21yum16:36:490
31961993217cyclictest0-21swapper15:51:330
31961993210cyclictest0-21swapper17:00:460
31961993122cyclictest9507-21df17:21:320
31961993122cyclictest14706-21kernelversion16:06:390
31961993122cyclictest0-21swapper17:06:300
31961993122cyclictest0-21swapper17:02:220
31961993122cyclictest0-21swapper16:46:560
31961993122cyclictest0-21swapper16:31:300
31961993122cyclictest0-21swapper16:26:280
31961993122cyclictest0-21swapper15:47:130
31961993122cyclictest0-21swapper15:36:370
31961993122cyclictest0-21swapper15:26:490
31961993120cyclictest53112sleep015:41:390
3064923014sleep030751-21munin-node15:21:430
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional