You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-06 - 04:23

x86 Intel Celeron M @1500 MHz, Linux 3.2.39-rt59 (Profile)

Latency plot of system in rack #2, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack2slot6.osadl.org (updated Tue Jun 06, 2023 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31610ksoftirqd/022969-21sadc09:51:450
20857995127cyclictest262332sleep009:17:450
20857995126cyclictest30342-21df10:37:000
20857995022cyclictest0-21swapper10:27:000
20857995016cyclictest21728-21kworker/0:111:09:000
20857994928cyclictest0-21swapper09:25:180
20857994925cyclictest0-21swapper09:11:460
20857994924cyclictest0-21swapper09:53:410
20857994912cyclictest21728-21kworker/0:111:24:170
20857994829cyclictest406750irq/9-eth210:58:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional