You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-06-20 - 03:16

Intel(R) Celeron(R) M processor 1.50GHz, Linux 3.2.39-rt59 (Profile)

Latency plot of system in rack #2, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack2slot6.osadl.org (updated Sun Jun 20, 2021 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31940ksoftirqd/01571-21snmpd03:58:410
31790ksoftirqd/028408-21ls04:16:070
31780ksoftirqd/01571-21snmpd05:57:140
4489996227cyclictest0-21swapper04:27:520
4489996225cyclictest0-21swapper04:24:370
4489996126cyclictest0-21swapper04:12:460
31610ksoftirqd/01571-21snmpd06:06:020
4489996024cyclictest0-21swapper06:41:540
4489995925cyclictest0-21swapper06:15:500
4489995924cyclictest0-21swapper06:31:130
4489995827cyclictest0-21swapper04:01:070
4489995824cyclictest0-21swapper06:12:120
4489995824cyclictest0-21swapper05:12:140
4489995823cyclictest0-21swapper04:10:270
4489995823cyclictest0-21swapper03:47:100
4489995729cyclictest0-21swapper04:59:260
4489995724cyclictest0-21swapper05:29:580
4489995625cyclictest0-21swapper03:29:120
4489995621cyclictest0-21swapper06:26:260
4489995620cyclictest0-21swapper04:47:250
4489995528cyclictest0-21swapper05:49:240
4489995520cyclictest0-21swapper05:36:280
4489995420cyclictest0-21swapper06:46:280
4489995418cyclictest0-21swapper06:01:150
4489995418cyclictest0-21swapper05:51:490
4489995326cyclictest0-21swapper05:45:260
4489995324cyclictest0-21swapper05:10:360
4489995323cyclictest0-21swapper05:01:310
4489995323cyclictest0-21swapper03:42:450
4489995322cyclictest0-21swapper06:23:020
4489995227cyclictest0-21swapper04:37:330
4489995226cyclictest0-21swapper05:33:150
4489995223cyclictest0-21swapper04:34:490
4489995125cyclictest0-21swapper06:51:020
4489995125cyclictest0-21swapper06:37:260
4489995125cyclictest0-21swapper04:44:120
4489995121cyclictest0-21swapper05:22:140
4489995025cyclictest0-21swapper03:50:530
4489995025cyclictest0-21swapper03:34:470
4489995024cyclictest0-21swapper05:16:320
4489995024cyclictest0-21swapper04:54:400
4489995023cyclictest0-21swapper03:40:400
4489993610cyclictest8759-21munin-node03:06:150
4489993610cyclictest1354-21munin-node02:46:090
4489993323cyclictest4487-21cyclictest01:46:170
4489993323cyclictest12773-21iostat_ios03:16:080
4489993322cyclictest14631-21iostat_ios03:21:150
4489993310cyclictest30124-21munin-node02:36:130
4489993310cyclictest0-21swapper01:26:310
4489993223cyclictest1571-21snmpd02:04:130
4489993221cyclictest7291-21iostat03:01:070
4489993221cyclictest5216-21diskstats02:56:040
4489993221cyclictest4487-21cyclictest02:21:100
4489993214cyclictest0-21swapper02:51:190
4489993211cyclictest10045-21munin-node01:41:130
4489993210cyclictest22819-21munin-node02:16:140
4489993210cyclictest1571-21snmpd02:15:260
448999319cyclictest13818-21munin-node01:51:110
4489993122cyclictest264532sleep002:26:010
4489993120cyclictest12152sleep002:45:420
4489993111cyclictest16932-21sshd01:59:110
4489993020cyclictest10703-21diskstats03:11:070
4489993020cyclictest0-21swapper01:36:040
4489993019cyclictest6766-21iostat01:31:150
4489993018cyclictest19248-21df02:06:110
4489993010cyclictest0-21swapper02:31:110
309622513sleep03162-21latency01:21:140
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional