You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-12-05 - 01:21

x86 Intel Celeron M @1500 MHz, Linux 3.2.39-rt59 (Profile)

Latency plot of system in rack #2, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 376 highest latencies:
System rack2slot6.osadl.org (updated Sun Dec 04, 2022 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31920ksoftirqd/023957-21ls03:12:490
30224995325cyclictest0-21swapper01:49:420
30224995132cyclictest0-21swapper04:20:540
30224995130cyclictest0-21swapper02:51:440
30224994933cyclictest0-21swapper02:53:230
30224994811cyclictest0-21swapper03:51:060
30224994726cyclictest0-21swapper03:38:570
30224994723cyclictest0-21swapper04:22:410
30224994719cyclictest0-21swapper03:20:130
30224994715cyclictest3928-21kworker/0:002:02:200
30224994715cyclictest27179-21kworker/0:201:29:330
30224994715cyclictest1761-21kworker/0:202:22:160
30224994714cyclictest14523-21kworker/0:003:28:060
30224994713cyclictest3928-21kworker/0:001:42:520
30224994710cyclictest0-21swapper04:12:570
30224994710cyclictest0-21swapper02:46:460
3022499469cyclictest0-21swapper02:22:540
3022499469cyclictest0-21swapper01:56:240
30224994629cyclictest0-21swapper03:03:300
30224994616cyclictest12796-21kworker/0:001:14:370
30224994615cyclictest27179-21kworker/0:201:36:390
30224994615cyclictest19406-21kworker/0:204:10:590
30224994615cyclictest14523-21kworker/0:003:23:260
30224994615cyclictest12796-21kworker/0:001:08:070
30224994613cyclictest1761-21kworker/0:202:59:050
30224994610cyclictest0-21swapper02:32:140
3022499459cyclictest0-21swapper03:58:410
3022499459cyclictest0-21swapper01:24:320
30224994515cyclictest3928-21kworker/0:002:08:250
30224994514cyclictest3928-21kworker/0:001:37:470
30224994514cyclictest19406-21kworker/0:204:04:320
30224994514cyclictest14523-21kworker/0:003:08:020
30224994513cyclictest13351-21kworker/0:004:30:350
30224994512cyclictest1761-21kworker/0:202:39:360
30224994512cyclictest1761-21kworker/0:202:32:310
30224994512cyclictest14523-21kworker/0:003:43:510
30224994510cyclictest0-21swapper04:35:330
3022499449cyclictest0-21swapper03:52:570
3022499448cyclictest0-21swapper01:17:340
30224994414cyclictest3928-21kworker/0:002:02:530
30224994412cyclictest14523-21kworker/0:003:33:260
30224994410cyclictest0-21swapper02:13:260
3022499369cyclictest9458-21sort01:07:290
30224993610cyclictest31ksoftirqd/001:01:550
30224993610cyclictest31ksoftirqd/000:04:190
3022499359cyclictest31ksoftirqd/023:59:280
3022499359cyclictest27230-21munin-node00:27:470
3022499359cyclictest10770-21munin-node23:42:530
30224993510cyclictest32133-21munin-node23:12:500
30224993510cyclictest31ksoftirqd/000:54:020
30224993510cyclictest31ksoftirqd/000:39:210
30224993510cyclictest31ksoftirqd/000:32:490
30224993510cyclictest31ksoftirqd/000:20:040
3022499349cyclictest31ksoftirqd/000:43:090
3022499349cyclictest31ksoftirqd/000:23:120
30224993411cyclictest31ksoftirqd/000:07:390
30224993410cyclictest31ksoftirqd/023:52:420
30224993410cyclictest31ksoftirqd/023:33:150
30224993410cyclictest31ksoftirqd/000:14:070
30224993410cyclictest2215-21munin-node00:47:470
3022499339cyclictest0-21swapper23:47:520
30224993312cyclictest27542chrt23:19:140
30224993310cyclictest31ksoftirqd/023:38:530
30224993310cyclictest0-21swapper23:23:280
3022499329cyclictest0-21swapper23:07:430
30224993222cyclictest58752sleep023:27:590
30224992312cyclictest30209-21latency_hist23:07:380
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional