You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-28 - 08:03

x86 Intel Celeron M @1500 MHz, Linux 3.2.39-rt59 (Profile)

Latency plot of system in rack #2, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack2slot6.osadl.org (updated Sun May 28, 2023 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
311500ksoftirqd/015917-21threads09:11:500
28471995426cyclictest0-21swapper11:04:250
28471995232cyclictest0-21swapper10:09:190
28471995231cyclictest0-21swapper10:49:560
28471995230cyclictest0-21swapper09:44:250
28471995227cyclictest0-21swapper09:27:420
28471995124cyclictest0-21swapper10:27:050
28471995116cyclictest16974-21kworker/0:009:08:040
406750500irq/9-eth231049-21kworker/0:209:56:350
28471995014cyclictest16974-21kworker/0:008:38:160
28471994830cyclictest0-21swapper09:22:270
28471994827cyclictest0-21swapper10:57:040
28471994817cyclictest20448-21kworker/0:210:54:110
28471994811cyclictest27054-21ntp_kernel_err10:01:420
28471994811cyclictest0-21swapper11:23:190
2847199479cyclictest0-21swapper11:45:250
2847199479cyclictest0-21swapper10:37:210
28471994722cyclictest0-21swapper09:03:180
28471994718cyclictest0-21swapper10:41:590
28471994715cyclictest20448-21kworker/0:211:26:590
28471994714cyclictest31004-21kworker/0:110:22:360
28471994714cyclictest31004-21kworker/0:110:14:240
28471994711cyclictest0-21swapper08:32:350
2847199469cyclictest0-21swapper11:38:490
2847199469cyclictest0-21swapper10:19:020
2847199469cyclictest0-21swapper09:53:260
28471994614cyclictest16974-21kworker/0:009:00:020
28471994613cyclictest20448-21kworker/0:211:14:330
28471994613cyclictest16974-21kworker/0:008:43:080
28471994612cyclictest8736-21proc_pri11:31:440
28471994611cyclictest16974-21kworker/0:008:52:480
28471994611cyclictest0-21swapper09:47:190
28471994610cyclictest0-21swapper08:49:020
28471994515cyclictest8189-21kworker/0:108:30:500
28471994515cyclictest20448-21kworker/0:211:17:110
28471994515cyclictest0-21swapper11:46:300
28471994514cyclictest31049-21kworker/0:209:37:130
28471994514cyclictest31049-21kworker/0:209:33:210
28471994513cyclictest16974-21kworker/0:009:18:550
28471994512cyclictest20448-21kworker/0:211:53:530
28471994413cyclictest31004-21kworker/0:110:31:240
28471994411cyclictest20448-21kworker/0:211:06:360
28471993512cyclictest0-21swapper07:38:280
28471993511cyclictest31ksoftirqd/008:00:210
28471993510cyclictest31ksoftirqd/007:24:070
2847199349cyclictest31ksoftirqd/007:12:060
2847199349cyclictest0-21swapper07:44:330
28471993423cyclictest28555-21munin-node06:26:430
28471993412cyclictest14518-21munin-node07:16:500
28471993411cyclictest31ksoftirqd/007:49:490
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional