You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-06 - 15:18

x86 Intel Celeron M @1500 MHz, Linux 3.2.39-rt59 (Profile)

Latency plot of system in rack #2, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 792 highest latencies:
System rack2slot6.osadl.org (updated Wed Jul 06, 2022 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
19199995028cyclictest0-21swapper07:11:110
19199994916cyclictest0-21swapper05:36:460
1919999489cyclictest0-21swapper08:35:450
19199994830cyclictest0-21swapper08:28:490
19199994817cyclictest10681-21kworker/0:007:45:510
19199994815cyclictest10681-21kworker/0:008:25:300
19199994815cyclictest10681-21kworker/0:008:07:530
19199994813cyclictest10681-21kworker/0:006:25:010
19199994810cyclictest0-21swapper06:31:320
19199994729cyclictest0-21swapper05:52:130
19199994728cyclictest0-21swapper05:22:030
19199994727cyclictest0-21swapper06:11:570
19199994716cyclictest10681-21kworker/0:007:08:480
19199994715cyclictest0-21swapper06:46:110
19199994712cyclictest10681-21kworker/0:006:30:440
19199994710cyclictest0-21swapper07:25:460
19199994710cyclictest0-21swapper05:18:000
1919999469cyclictest0-21swapper06:45:350
1919999469cyclictest0-21swapper05:27:310
19199994626cyclictest0-21swapper06:01:460
19199994615cyclictest10681-21kworker/0:008:16:210
19199994615cyclictest10681-21kworker/0:007:27:190
19199994614cyclictest10681-21kworker/0:008:04:370
19199994614cyclictest10681-21kworker/0:006:36:230
19199994614cyclictest0-21swapper07:17:580
19199994613cyclictest17354-21kworker/0:205:43:210
19199994613cyclictest10681-21kworker/0:008:37:480
19199994613cyclictest10681-21kworker/0:008:11:330
19199994612cyclictest10681-21kworker/0:007:03:100
19199994611cyclictest0-21swapper05:34:150
19199994610cyclictest0-21swapper07:32:300
19199994610cyclictest0-21swapper05:48:570
1919999459cyclictest17727-21taskset06:08:590
1919999459cyclictest0-21swapper07:42:580
1919999459cyclictest0-21swapper05:11:520
19199994516cyclictest10681-21kworker/0:006:19:460
19199994514cyclictest17354-21kworker/0:205:58:380
19199994514cyclictest10681-21kworker/0:007:36:180
19199994514cyclictest10681-21kworker/0:006:56:550
19199994510cyclictest0-21swapper06:52:340
19199994415cyclictest10681-21kworker/0:007:58:460
19199994414cyclictest10681-21kworker/0:007:51:570
1919999359cyclictest30766-21latency_hist05:11:000
1919999359cyclictest31ksoftirqd/003:54:100
19199993524cyclictest23162-21perl03:21:200
19199993510cyclictest21687-21munin-node04:46:180
19199993510cyclictest12542-21munin-node04:21:180
1919999349cyclictest31ksoftirqd/005:00:170
1919999349cyclictest31ksoftirqd/004:05:190
1919999349cyclictest31ksoftirqd/003:58:000
1919999349cyclictest16201-21munin-node04:31:200
1919999348cyclictest31ksoftirqd/004:43:530
19199993410cyclictest31ksoftirqd/004:09:390
1919999339cyclictest31ksoftirqd/004:37:530
1919999339cyclictest31ksoftirqd/003:45:500
19199993311cyclictest0-21swapper05:01:510
19199993311cyclictest0-21swapper04:11:050
19199993311cyclictest0-21swapper03:34:460
19199993310cyclictest31ksoftirqd/003:48:540
19199993310cyclictest0-21swapper04:28:500
19199993310cyclictest0-21swapper03:37:410
19199993310cyclictest0-21swapper03:27:120
19199993310cyclictest0-21swapper03:19:000
19199993310cyclictest0-21swapper03:11:450
19199993211cyclictest0-21swapper04:51:320
19199993211cyclictest0-21swapper04:16:440
406750230irq/9-eth20-21swapper03:06:230
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional