You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-26 - 04:58

x86 Intel Celeron M @1500 MHz, Linux 3.2.39-rt59 (Profile)

Latency plot of system in rack #2, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of all highest latencies:
System rack2slot6.osadl.org (updated Sun Mar 26, 2023 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
311520ksoftirqd/02989-21ps10:58:120
11352995628cyclictest31ksoftirqd/011:57:440
11352995529cyclictest18796-21kworker/0:212:33:340
11352995528cyclictest18796-21kworker/0:212:10:260
11352995527cyclictest17752-21kworker/0:110:27:470
11352995527cyclictest14396-21kworker/0:213:33:100
11352995524cyclictest0-21swapper10:56:050
11352995430cyclictest17752-21kworker/0:111:05:170
11352995428cyclictest18796-21kworker/0:212:20:180
11352995428cyclictest17752-21kworker/0:111:20:270
11352995428cyclictest14396-21kworker/0:213:07:570
11352995427cyclictest18796-21kworker/0:212:41:130
11352995427cyclictest17752-21kworker/0:111:28:300
11352995426cyclictest29264-21kworker/0:112:50:060
11352995426cyclictest17752-21kworker/0:110:44:340
11352995329cyclictest17752-21kworker/0:111:16:370
11352995328cyclictest14396-21kworker/0:213:05:250
11352995327cyclictest17752-21kworker/0:110:48:320
11352995327cyclictest14396-21kworker/0:213:28:100
11352995326cyclictest18796-21kworker/0:211:54:410
11352995318cyclictest0-21swapper10:42:170
11352995227cyclictest17752-21kworker/0:111:36:190
11352995226cyclictest17752-21kworker/0:111:45:240
11352995222cyclictest0-21swapper13:21:510
11352995220cyclictest31ksoftirqd/010:37:470
11352995217cyclictest0-21swapper12:30:590
11352995128cyclictest18796-21kworker/0:212:14:030
11352995127cyclictest17752-21kworker/0:111:49:210
11352995126cyclictest29264-21kworker/0:112:55:170
11352995117cyclictest0-21swapper13:16:180
11352995117cyclictest0-21swapper12:23:190
11352995116cyclictest0-21swapper11:24:110
11352995026cyclictest29264-21kworker/0:113:01:380
11352995026cyclictest17752-21kworker/0:111:39:160
11352995016cyclictest0-21swapper10:09:450
11352995015cyclictest0-21swapper12:44:150
11352994925cyclictest14396-21kworker/0:213:22:570
11352994915cyclictest0-21swapper12:06:290
11352994915cyclictest0-21swapper10:19:400
11352994914cyclictest0-21swapper10:28:300
11352994816cyclictest0-21swapper11:08:440
11352994816cyclictest0-21swapper10:13:090
11352994221cyclictest31ksoftirqd/010:03:190
11352994031cyclictest16915-21munin-node08:23:100
11352993815cyclictest0-21swapper08:09:540
11352993721cyclictest31ksoftirqd/009:08:100
11352993719cyclictest406750irq/9-eth208:33:120
11352993718cyclictest31ksoftirqd/009:28:040
11352993626cyclictest406750irq/9-eth209:23:050
11352993623cyclictest31ksoftirqd/008:58:060
11352993620cyclictest2891-21rsyslogd09:39:510
11352993618cyclictest16983-21sshd09:50:370
11352993617cyclictest31ksoftirqd/009:43:030
11352993522cyclictest25033-21munin-node08:43:170
11352993522cyclictest17748-21wget09:53:050
11352993520cyclictest31ksoftirqd/009:33:140
11352993520cyclictest31ksoftirqd/008:38:080
11352993520cyclictest28218-21snmpd08:13:100
11352993513cyclictest0-21swapper08:51:240
11352993423cyclictest31ksoftirqd/008:53:100
11352993421cyclictest15437-21munin-node08:18:130
11352993419cyclictest31ksoftirqd/009:13:110
11352993419cyclictest31ksoftirqd/008:28:080
11352993413cyclictest0-21swapper09:18:480
11352993324cyclictest31660-21munin-node09:03:070
11352993322cyclictest20193-21munin-node09:58:120
11352993122cyclictest31ksoftirqd/008:07:580
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional