You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-01-26 - 06:17

AMD A10-7850K APU with Radeon(TM) R7 Graphics, Linux 4.18.7-rt5 (Profile)

Latency plot of system in rack #2, slot #7
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 50 highest latencies:
System rack2slot7.osadl.org (updated Tue Jan 26, 2021 00:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
10350128102,0irq/24-ahci[0000-21swapper/219:15:542
204732127108,0sleep30-21swapper/319:14:443
214222124103,0sleep00-21swapper/019:15:210
214792116104,0sleep10-21swapper/119:16:061
10350107102,0irq/24-ahci[0000-21swapper/219:19:372
21979995548,0cyclictest0-21swapper/019:19:370
2198299250,0cyclictest20255-21latency_hist20:44:373
2198299240,0cyclictest27665-21taskset00:11:513
2198099240,0cyclictest22024-21sort22:34:381
2197999240,0cyclictest25433-21apt-get00:09:410
121230,0rcu_sched26133-21ssh21:54:300
21981992020,0cyclictest341ktimersoftd/200:19:152
21979992019,0cyclictest101ktimersoftd/022:23:230
21981991919,0cyclictest341ktimersoftd/222:29:132
2197999191,0cyclictest0-21swapper/023:11:130
111190,0rcu_preempt0-21swapper/220:34:532
111190,0rcu_preempt0-21swapper/020:44:480
2198299181,0cyclictest0-21swapper/323:36:203
21981991818,0cyclictest341ktimersoftd/222:19:082
21980991818,0cyclictest251ktimersoftd/123:24:591
21979991817,0cyclictest101ktimersoftd/021:24:400
111180,0rcu_preempt9-21ksoftirqd/019:44:370
111180,0rcu_preempt35-21ksoftirqd/223:59:382
111180,0rcu_preempt0-21swapper/320:39:413
111180,0rcu_preempt0-21swapper/120:19:461
2198299171,0cyclictest0-21swapper/323:10:543
2198299171,0cyclictest0-21swapper/300:20:473
2198299170,0cyclictest8627-21sed22:59:493
2198299170,0cyclictest25275-21/usr/sbin/munin19:24:503
2198299170,0cyclictest22032-21lsb_release00:49:373
2198299170,0cyclictest20264-21ssh23:14:563
2198299170,0cyclictest15630-21/usr/sbin/munin00:39:493
21981991717,0cyclictest341ktimersoftd/223:32:582
21981991717,0cyclictest341ktimersoftd/223:29:202
2198199170,0cyclictest320-21latency_hist22:49:372
2198199170,0cyclictest21929-21latency_hist22:34:382
2198199170,0cyclictest19141-21/usr/sbin/munin21:44:522
21980991717,0cyclictest251ktimersoftd/122:58:171
21980991717,0cyclictest251ktimersoftd/122:26:111
21980991717,0cyclictest251ktimersoftd/122:04:431
21980991717,0cyclictest251ktimersoftd/121:49:181
21980991717,0cyclictest251ktimersoftd/121:22:521
21980991717,0cyclictest251ktimersoftd/100:41:511
21980991717,0cyclictest251ktimersoftd/100:16:281
21980991716,0cyclictest0-21swapper/120:13:261
21980991716,0cyclictest0-21swapper/119:25:481
2198099170,0cyclictest26517-21grep20:59:481
2198099170,0cyclictest24717-21sh23:21:491
21979991716,0cyclictest0-21swapper/020:14:230
2197999170,0cyclictest554-21diskmemload23:19:220
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional