You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2022-01-22 - 15:17

AMD A10-7850K APU with Radeon(TM) R7 Graphics, Linux 4.18.7-rt5 (Profile)

Latency plot of system in rack #2, slot #7
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 50 highest latencies:
System rack2slot7.osadl.org (updated Wed Mar 10, 2021 12:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
165732122111,0sleep10-21swapper/107:19:141
164422116105,0sleep20-21swapper/207:17:312
164132116100,0sleep00-21swapper/007:17:090
157332116104,0sleep30-21swapper/307:17:003
17055995549,0cyclictest0-21swapper/007:21:500
1705899240,0cyclictest9821-21ls11:52:033
1705799240,0cyclictest6104-21python11:47:012
1705799240,0cyclictest1820-21nscd11:35:512
1705599240,0cyclictest24668-21ssh12:12:150
121220,0rcu_sched0-21swapper/312:36:583
17055992015,0cyclictest4795-21snmpd08:54:590
17055991916,0cyclictest101ktimersoftd/011:02:020
17055991916,0cyclictest101ktimersoftd/009:50:360
17055991914,0cyclictest4795-21snmpd08:41:380
1705599191,0cyclictest0-21swapper/009:44:000
111190,0rcu_preempt0-21swapper/008:31:500
17058991818,0cyclictest431ktimersoftd/310:39:413
17055991818,0cyclictest101ktimersoftd/012:25:010
17055991815,0cyclictest101ktimersoftd/010:03:510
111180,0rcu_preempt44-21ksoftirqd/308:31:503
111180,0rcu_preempt26-21ksoftirqd/112:16:541
111180,0rcu_preempt26-21ksoftirqd/108:06:531
111180,0rcu_preempt0-21swapper/207:31:532
1705899171,0cyclictest0-21swapper/310:27:183
1705899170,0cyclictest30040-21grep09:21:593
1705899170,0cyclictest2429-21/usr/sbin/munin12:27:003
1705899170,0cyclictest18030-21ssh10:34:423
1705799171,0cyclictest4795-21snmpd08:01:462
1705799170,0cyclictest4963-21/usr/sbin/munin11:46:502
1705799170,0cyclictest29212-21diskmemload12:38:302
1705799170,0cyclictest11878-21munin-run11:11:512
17056991716,0cyclictest0-21swapper/109:28:451
1705699170,0cyclictest5625-21df_abs08:16:541
1705699170,0cyclictest29212-21diskmemload09:53:521
1705699170,0cyclictest12264-21ssh12:41:301
1705699170,0cyclictest0-21swapper/111:00:511
1705599170,0cyclictest29212-21diskmemload09:55:000
1705599170,0cyclictest1694-21ls09:27:020
111170,0rcu_preempt44-21ksoftirqd/311:36:503
111170,0rcu_preempt0-21swapper/009:37:020
66950160,0irq/41-eth029029-21ssh12:18:513
17058991615,0cyclictest4795-21snmpd07:51:573
17058991615,0cyclictest4795-21snmpd07:51:573
17058991615,0cyclictest0-21swapper/309:29:333
17058991615,0cyclictest0-21swapper/309:12:333
17058991615,0cyclictest0-21swapper/307:45:333
17058991615,0cyclictest0-21swapper/307:39:393
17058991615,0cyclictest0-21swapper/307:32:543
1705899160,0cyclictest31965-21ssh12:22:213
1705899160,0cyclictest30647-21ls10:52:023
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional