You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-09 - 01:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #2, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack2slot7s.osadl.org (updated Tue Jun 09, 2026 00:43:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
681210996144,7cyclictest717197-21diskmemload23:40:251
681210996144,7cyclictest717197-21diskmemload23:40:251
681210995848,5cyclictest843161-21unixbench_singl00:25:341
681210995847,7cyclictest682698-21grep19:15:001
681210995847,7cyclictest682698-21grep19:15:001
68120999522,17cyclictest715120-21ntpq21:00:290
681209995212,31cyclictest627-21lldpd20:10:240
681211994941,5cyclictest0-21swapper/221:30:362
68121199484,36cyclictest753390-21ssh22:05:212
681210994838,4cyclictest0-21swapper/122:55:281
681210994835,8cyclictest0-21swapper/100:05:261
681209994835,8cyclictest813898-21sh23:40:220
681209994835,8cyclictest813898-21sh23:40:220
681210994711,8cyclictest28-21ksoftirqd/119:45:261
681209994732,8cyclictest12650irq/32-eth023:45:270
681209994732,8cyclictest12650irq/32-eth023:45:270
68120999472,41cyclictest665-21snmpd19:35:280
68120999472,18cyclictest731192-21ntpq21:30:300
68120999471,14cyclictest694166-21ntpq19:50:270
68121199464,38cyclictest845846-21sshd00:30:272
68121199462,40cyclictest836247-21ssh00:15:262
68120999463,7cyclictest712040-21ntpq20:50:210
68120999463,7cyclictest712040-21ntpq20:50:210
68120999463,36cyclictest791702-21ssh23:05:250
68120999462,17cyclictest788652-21ps23:00:310
68120999452,5cyclictest740650-21ntpq21:45:220
681209994518,20cyclictest772479-21ssh22:35:200
68121099441,36cyclictest775766-21ssh22:40:241
681209994435,6cyclictest12650irq/32-eth000:30:280
681209994433,7cyclictest151ktimers/023:10:240
681209994427,13cyclictest12650irq/32-eth022:10:270
68120999441,17cyclictest703195-21ntpq20:20:270
681211994315,6cyclictest171rcu_preempt22:45:222
68121099433,33cyclictest782103-21ssh22:50:211
68120999433,5cyclictest839478-21ntpq00:20:260
68120999433,5cyclictest839478-21ntpq00:20:260
68120999432,6cyclictest710558-21ntpq20:45:220
68120999431,11cyclictest707572-21ntpq20:35:260
68120999431,10cyclictest683550-21ntpq19:15:220
68120999431,10cyclictest683550-21ntpq19:15:220
681211994230,7cyclictest0-21swapper/223:30:262
681211994230,7cyclictest0-21swapper/223:30:262
681211994215,7cyclictest171rcu_preempt22:55:342
68121099422,37cyclictest747129-21sh21:55:291
68120999422,7cyclictest692630-21ntpq19:45:300
681209994227,3cyclictest0-21swapper/000:35:270
68120999422,6cyclictest823451-21ntpq23:55:240
681209994222,15cyclictest12650irq/32-eth021:55:300
68120999421,6cyclictest775809-21ntpq22:40:250
68120999421,38cyclictest688623-21unixbench_singl19:30:340
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional