You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-26 - 01:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack3slot1.osadl.org (updated Thu Apr 25, 2024 12:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
379899108102cyclictest14908-21aten2.4-expect06:16:121
379899104102cyclictest3007-21tune2fs09:31:091
381699103102cyclictest0-21swapper/309:31:093
3798999593cyclictest18073-21tune2fs08:51:091
3798999493cyclictest0-21swapper/106:27:031
3816999392cyclictest0-21swapper/306:06:193
3798999392cyclictest0-21swapper/110:31:191
3798999392cyclictest0-21swapper/107:11:191
3798999392cyclictest0-21swapper/107:01:101
3798998881cyclictest7675-21tune2fs10:56:121
3798998881cyclictest11884-21tune2fs09:51:101
3798998781cyclictest30607-21tune2fs08:06:101
3798998781cyclictest13973-21grep07:26:181
3798998682cyclictest0-21swapper/110:06:481
3798998682cyclictest0-21swapper/108:21:211
3798998681cyclictest0-21swapper/106:41:271
3798998681cyclictest0-21swapper/106:41:271
3798998581cyclictest0-21swapper/110:29:201
3798998581cyclictest0-21swapper/109:59:161
3798998581cyclictest0-21swapper/108:26:191
3798998482cyclictest4633-21tune2fs07:06:121
3798998472cyclictest0-21swapper/109:36:101
3816998382cyclictest0-21swapper/311:16:033
3816998382cyclictest0-21swapper/310:54:243
3816998382cyclictest0-21swapper/310:49:233
3816998382cyclictest0-21swapper/310:34:213
3816998382cyclictest0-21swapper/310:29:203
3816998382cyclictest0-21swapper/310:24:193
3816998382cyclictest0-21swapper/310:14:183
3816998382cyclictest0-21swapper/310:01:053
3816998382cyclictest0-21swapper/309:59:163
3816998382cyclictest0-21swapper/309:46:093
3816998382cyclictest0-21swapper/309:46:093
3816998382cyclictest0-21swapper/309:15:543
3816998382cyclictest0-21swapper/309:01:163
3816998382cyclictest0-21swapper/308:56:143
3816998382cyclictest0-21swapper/308:54:073
3816998382cyclictest0-21swapper/308:31:243
3816998382cyclictest0-21swapper/308:26:573
3816998382cyclictest0-21swapper/308:19:023
3816998382cyclictest0-21swapper/308:06:103
3816998382cyclictest0-21swapper/308:01:193
3816998382cyclictest0-21swapper/307:31:243
3816998382cyclictest0-21swapper/307:21:153
3816998382cyclictest0-21swapper/307:16:203
3816998382cyclictest0-21swapper/307:11:143
3816998382cyclictest0-21swapper/306:56:263
3816998382cyclictest0-21swapper/306:41:243
3816998382cyclictest0-21swapper/306:41:243
3816998382cyclictest0-21swapper/306:31:153
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional