You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-24 - 17:09

RISC-V RVBoards D1 @1000 MHz, Linux 5.16.0-rt19 (Profile)

Latency plot of system in rack #3, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l50000000 -m -n -a0 -t1 -p99 -i400 -h400 -q
Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 100 highest latencies:
System rack3slot2.osadl.org (updated Fri Mar 24, 2023 12:44:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
86035222910,3chrt860353-21ntpq0
79040722590,4chrt790403-21diskstats0
83169222520,3sleep0831693-21latency_hist0
83178922500,4chrt831740-21apt-get0
87913922450,4chrt879140-21ls0
85615822440,3sleep0856161-21sed0
80478222340,3chrt804784-21sh0
83822522270,3chrt838226-21grep0
85304322200,3sleep0853047-21wc0
86492422070,3sleep0864922-21rt-features0
86785422060,3chrt867853-21/usr/sbin/munin0
81821622040,2sleep0818221-21idleruntime-cro0
78483499195152,18cyclictest825418-21kworker/u2:20
78483499194164,19cyclictest833006-21kworker/u2:30
84094021920,2sleep0840941-21cat0
78483499185155,18cyclictest801064-21kworker/u2:20
84897821810,3sleep0848979-21sh0
82503921790,2sleep0825040-21timerwakeupswit0
78412421790,4chrt22-21kcompactd00
78483499177149,17cyclictest828713-21kworker/u2:10
78483499174145,18cyclictest801064-21kworker/u2:20
85837221730,2sleep0858373-21cat0
78483499173144,19cyclictest828713-21kworker/u2:10
78483499173143,18cyclictest789967-21kworker/u2:20
78483499172144,18cyclictest814095-21kworker/u2:10
78483499172144,17cyclictest817117-21kworker/u2:30
78483499172142,18cyclictest825418-21kworker/u2:20
78483499171144,17cyclictest819462-21kworker/u2:20
78483499171142,18cyclictest789967-21kworker/u2:20
78483499171140,20cyclictest828713-21kworker/u2:10
78483499169138,19cyclictest785015-21kworker/u2:10
78483499168138,18cyclictest817117-21kworker/u2:30
78483499168136,19cyclictest84-21jbd2/mmcblk0p2-0
78483499167137,19cyclictest785015-21kworker/u2:10
78483499166138,18cyclictest825418-21kworker/u2:20
78483499166138,17cyclictest858323-21kworker/u2:30
78483499164136,18cyclictest817117-21kworker/u2:30
78483499163135,19cyclictest788633-21kworker/u2:00
78483499163133,19cyclictest825418-21kworker/u2:20
84379021620,3chrt843788-21ssh0
78483499162135,17cyclictest858323-21kworker/u2:30
78483499162133,17cyclictest841904-21kworker/u2:00
78483499162131,19cyclictest841904-21kworker/u2:00
84217421610,3chrt842175-21sh0
78483499161131,19cyclictest801064-21kworker/u2:20
78483499160130,18cyclictest871679-21kworker/u2:20
78483499159129,18cyclictest841904-21kworker/u2:00
78483499158128,19cyclictest805871-21kworker/u2:10
78483499158127,19cyclictest789967-21kworker/u2:20
78483499156126,18cyclictest810360-21kworker/u2:00
78483499156125,19cyclictest871679-21kworker/u2:20
78483499154124,19cyclictest789967-21kworker/u2:20
78483499154124,17cyclictest801064-21kworker/u2:20
78483499152121,19cyclictest825418-21kworker/u2:20
82198221450,3sleep0821983-21sensors_temp0
78483499145117,16cyclictest871679-21kworker/u2:20
78483499145115,19cyclictest858323-21kworker/u2:30
78483499145115,19cyclictest798386-21kworker/u2:10
78483499143114,17cyclictest841904-21kworker/u2:00
78483499140113,17cyclictest810360-21kworker/u2:00
78483499140112,19cyclictest825418-21kworker/u2:20
78483499139110,18cyclictest808806-21kworker/u2:30
78483499139110,18cyclictest807392-21kworker/u2:00
78483499137108,18cyclictest789967-21kworker/u2:20
78483499131101,19cyclictest841904-21kworker/u2:00
78483499130103,17cyclictest789967-21kworker/u2:20
7848349912495,18cyclictest814095-21kworker/u2:10
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional