You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-07 - 18:52

RISC-V RVBoards D1 @1000 MHz, Linux 5.16.0-rt19 (Profile)

Latency plot of system in rack #3, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l50000000 -m -n -a0 -t1 -p99 -i400 -h400 -q
Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 20 highest latencies:
System rack3slot2.osadl.org (updated Thu Jul 07, 2022 12:44:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
227479523070,3chrt2274754-21/usr/sbin/munin0
225446822600,2sleep02254469-21/usr/sbin/munin0
230985722410,3chrt2309852-21ssh0
226255822410,2sleep02262559-21cron0
221512322220,3chrt2215126-21sed0
222964422130,2sleep02229645-21cat0
230624022120,2sleep02306241-21uname0
228000822030,2sleep02280010-21cmp0
220805322000,3sleep02208054-21wc0
226460721980,2sleep02264608-21cut0
227663321960,2sleep02276634-21sh0
220806199192162,19cyclictest2302134-21kworker/u2:30
220806199191162,18cyclictest2208958-21kworker/u2:00
223888721900,4chrt2238888-21latency_hist0
220806199189151,27cyclictest2224042-21kworker/u2:30
226091521860,2sleep02260917-21latency_hist0
220806199185154,19cyclictest2210732-21kworker/u2:20
220806199184154,18cyclictest2208958-21kworker/u2:00
220806199183152,19cyclictest2288495-21kworker/u2:00
220806199181152,18cyclictest2218961-21kworker/u2:10
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional