You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-11-27 - 13:07

RISC-V RVBoards D1 @1000 MHz, Linux 5.16.0-rt19 (Profile)

Latency plot of system in rack #3, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l50000000 -m -n -a0 -t1 -p99 -i400 -h400 -q
Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 20 highest latencies:
System rack3slot2.osadl.org (updated Sun Nov 27, 2022 00:44:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
236671523040,3sleep02366717-21latency0
244018123030,3sleep02440184-21latency0
240536122660,3chrt2405363-21timerandwakeup0
245593922590,4chrt2455833-21/usr/sbin/munin0
236901022550,3chrt2369011-21latency_hist0
245151022530,4chrt2451506-21unin-run0
244489822280,3chrt2444895-21ntpq0
236365599189157,20cyclictest2426358-21kworker/u2:10
239943021870,3chrt2399431-21cat0
240100221810,2sleep022-21kcompactd00
236365599178149,18cyclictest2396866-21kworker/u2:30
237052221760,4chrt2370519-21df_inode0
242962221740,4chrt2429624-21grep0
236365599173143,19cyclictest2365877-21kworker/u2:20
243873521710,2sleep02438738-21grep0
236365599171141,20cyclictest2412950-21kworker/u2:20
236365599169139,20cyclictest2381688-21kworker/u2:10
236365599169125,19cyclictest2365877-21kworker/u2:20
240763121650,4chrt2407633-21cat0
240211621650,4chrt2402117-21ntpq0
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional