You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-03 - 19:28

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot3.osadl.org (updated Sat Jun 03, 2023 12:46:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
122501110irq/42-ahci0-21swapper/107:09:241
19650210794sleep90-21swapper/907:06:5411
1733501070irq/56-eth1-rx-0-21swapper/807:05:3010
122501020irq/42-ahci0-21swapper/307:05:345
12250990irq/42-ahci0-21swapper/207:10:004
884450930irq/53-eth0-tx-0-21swapper/407:05:166
884350900irq/52-eth0-rx-0-21swapper/707:05:089
884350810irq/52-eth0-rx-0-21swapper/507:05:227
1992527368sleep100-21swapper/1007:09:552
1693426961sleep60-21swapper/607:05:158
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional