You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 00:21

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot3.osadl.org (updated Thu Jun 30, 2022 12:46:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30352210996sleep90-21swapper/907:07:1211
5414501060irq/53-eth0-tx-0-21swapper/207:05:114
30379210592sleep60-21swapper/607:07:338
3048729991sleep10-21swapper/107:08:161
12450970irq/42-ahci0-21swapper/707:09:399
541350880irq/52-eth0-rx-0-21swapper/407:05:156
3055028883sleep50-21swapper/507:09:087
541350870irq/52-eth0-rx-0-21swapper/1107:06:213
12450860irq/42-ahci0-21swapper/307:08:185
3055327573sleep80-21swapper/807:09:1210
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional