You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 18:50

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot3.osadl.org (updated Tue Feb 07, 2023 12:46:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120501130irq/42-ahci0-21swapper/207:05:354
24626210492sleep70-21swapper/707:07:249
12050980irq/42-ahci0-21swapper/807:09:4810
12050980irq/42-ahci0-21swapper/407:07:376
12050960irq/42-ahci0-21swapper/507:06:267
12050930irq/42-ahci0-21swapper/307:09:235
2453728979sleep00-21swapper/007:06:170
1115350880irq/52-eth0-rx-0-21swapper/107:05:131
2467828375sleep110-21swapper/1107:08:043
2459027868sleep60-21swapper/607:06:598
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional