You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-10-04 - 02:49

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack3slot3.osadl.org (updated Tue Oct 04, 2022 00:46:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
19458210592sleep70-21swapper/719:06:159
5413501000irq/52-eth0-rx-0-21swapper/119:09:171
12450990irq/42-ahci0-21swapper/219:09:544
541350920irq/52-eth0-rx-0-21swapper/519:05:197
12450920irq/42-ahci0-21swapper/319:08:275
1954329182sleep100-21swapper/1019:07:172
1946728776sleep00-21swapper/019:06:200
541350860irq/52-eth0-rx-0-21swapper/419:05:286
541350770irq/52-eth0-rx-0-21swapper/1119:05:213
12450710irq/42-ahci0-21swapper/819:08:2610
1975826765sleep90-21swapper/919:09:2811
1947326757sleep60-21swapper/619:06:268
19943993517cyclictest0-21swapper/1121:16:393
1992599340cyclictest0-21swapper/019:10:220
1992599330cyclictest0-21swapper/020:21:230
19943993014cyclictest267842sleep1121:30:103
19925992322cyclictest0-21swapper/021:11:470
1994399210cyclictest0-21swapper/1119:13:453
1992599200cyclictest0-21swapper/021:08:410
1994199192cyclictest0-21swapper/919:10:0211
1994299181cyclictest541350irq/52-eth0-rx-20:53:312
1994299181cyclictest541350irq/52-eth0-rx-19:56:542
1994299181cyclictest12450irq/42-ahci23:21:302
1994199184cyclictest0-21swapper/920:45:2511
1994199184cyclictest0-21swapper/920:45:2411
19938991816cyclictest19656-21qemu-kvm19:37:438
19938991815cyclictest11525-21qemu-kvm21:08:278
19943991715cyclictest31144-21chrt23:48:493
19943991715cyclictest11949-21ipmitool00:05:213
19942991716cyclictest0-21swapper/1020:46:272
19942991716cyclictest0-21swapper/1020:46:262
1994299170cyclictest88372sleep1019:35:202
1994299170cyclictest86242sleep1000:00:262
1994299170cyclictest86242sleep1000:00:252
1994299170cyclictest77352sleep1021:01:412
1994299170cyclictest77352sleep1021:01:412
1994299170cyclictest74442sleep1020:19:012
1994299170cyclictest67222sleep1022:30:152
1994299170cyclictest58722chrt23:56:132
1994299170cyclictest58722chrt23:56:132
1994299170cyclictest54802sleep1023:10:562
1994299170cyclictest541450irq/53-eth0-tx-22:55:292
1994299170cyclictest541450irq/53-eth0-tx-22:35:242
1994299170cyclictest541350irq/52-eth0-rx-23:50:172
1994299170cyclictest541350irq/52-eth0-rx-23:40:182
1994299170cyclictest541350irq/52-eth0-rx-22:50:182
1994299170cyclictest541350irq/52-eth0-rx-21:20:182
1994299170cyclictest541350irq/52-eth0-rx-21:15:152
1994299170cyclictest46082sleep1021:42:102
1994299170cyclictest35352sleep1020:10:372
1994299170cyclictest322042sleep1020:05:352
1994299170cyclictest321552sleep1000:35:052
1994299170cyclictest319892chrt19:23:432
1994299170cyclictest313362sleep1000:30:532
1994299170cyclictest31122sleep1019:26:302
1994299170cyclictest309952sleep1023:46:482
1994299170cyclictest307162sleep1023:02:552
1994299170cyclictest297512sleep1021:32:572
1994299170cyclictest281852sleep1019:16:302
1994299170cyclictest261182sleep1021:28:082
1994299170cyclictest256182sleep1020:43:272
1994299170cyclictest242752sleep1000:23:412
1994299170cyclictest237272sleep1023:36:462
1994299170cyclictest232582chrt19:11:292
1994299170cyclictest228142sleep1022:06:372
1994299170cyclictest218322sleep1020:36:272
1994299170cyclictest211352sleep1019:50:352
1994299170cyclictest204432chrt00:16:032
1994299170cyclictest201392sleep1023:32:222
1994299170cyclictest195872sleep1022:45:532
1994299170cyclictest18782sleep1020:55:172
1994299170cyclictest18782sleep1020:55:162
1994299170cyclictest173672sleep1020:30:252
1994299170cyclictest168082chrt00:11:142
1994299170cyclictest163642sleep1023:25:462
1994299170cyclictest150142sleep1021:10:552
1994299170cyclictest148022sleep1019:45:092
1994299170cyclictest144822sleep1020:25:382
1994299170cyclictest142292chrt19:44:212
1994299170cyclictest131442sleep1000:05:512
1994299170cyclictest12450irq/42-ahci22:41:002
1994299170cyclictest12450irq/42-ahci22:25:012
1994299170cyclictest12450irq/42-ahci22:22:442
1994299170cyclictest12450irq/42-ahci22:15:112
1994299170cyclictest12450irq/42-ahci22:00:312
1994299170cyclictest12450irq/42-ahci21:35:112
1994299170cyclictest12450irq/42-ahci19:30:242
1994299170cyclictest11482sleep1023:05:322
1994299170cyclictest114732chrt21:08:062
1994299170cyclictest109152sleep1021:50:222
19941991716cyclictest8082-21python22:30:2911
1994199170cyclictest0-21swapper/919:47:3111
1993999174cyclictest0-21swapper/721:50:029
19939991712cyclictest0-21swapper/722:01:339
19938991716cyclictest32448-21qemu-kvm20:40:188
19938991716cyclictest32448-21qemu-kvm20:35:158
19938991716cyclictest32448-21qemu-kvm20:30:428
19938991716cyclictest32448-21qemu-kvm20:08:438
19938991716cyclictest32447-21qemu-kvm20:46:588
19938991716cyclictest32447-21qemu-kvm20:46:578
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional