You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-08 - 04:03

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, Linux 4.9.20-rt16, x86_64 highest latencies:
System rack3slot3.osadl.org (updated Wed Feb 08, 2023 00:46:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120501120irq/42-ahci0-21swapper/119:08:431
25223211197sleep30-21swapper/319:06:115
25231210894sleep100-21swapper/1019:06:182
25304210291sleep40-21swapper/419:07:126
12050980irq/42-ahci0-21swapper/219:08:474
1115450880irq/53-eth0-tx-0-21swapper/719:06:149
12050870irq/42-ahci0-21swapper/819:08:5410
1115350870irq/52-eth0-rx-0-21swapper/519:05:297
2524327369sleep60-21swapper/619:06:268
2537126553sleep90-21swapper/919:08:0511
2528426455sleep110-21swapper/1119:06:553
2530025955sleep00-21swapper/019:07:070
25663994847cyclictest0-21swapper/021:25:340
2571599373cyclictest9433-21chrt20:12:013
25714993029cyclictest1115350irq/52-eth0-rx-21:25:232
25663992928cyclictest0-21swapper/021:20:380
25663992928cyclictest0-21swapper/021:13:250
25674992726cyclictest13250irq/18-ehci_hcd21:25:341
25713992524cyclictest1115450irq/53-eth0-tx-21:25:2211
2566399220cyclictest0-21swapper/022:25:580
25710991918cyclictest1115450irq/53-eth0-tx-21:25:1910
25704991918cyclictest1115450irq/53-eth0-tx-21:25:219
25715991817cyclictest0-21swapper/1119:22:053
2571399181cyclictest0-21swapper/922:50:0111
2571399181cyclictest0-21swapper/920:32:3411
2571399181cyclictest0-21swapper/920:08:4411
2566399180cyclictest0-21swapper/019:24:380
25713991716cyclictest25026-21cat21:20:0111
2571399170cyclictest20245-1kworker/9:2H00:06:0911
2571399170cyclictest0-21swapper/922:08:5611
2571399170cyclictest0-21swapper/921:55:2711
25702991716cyclictest25425-21qemu-kvm19:45:187
25702991716cyclictest25425-21qemu-kvm19:45:187
25702991715cyclictest17313-21qemu-kvm21:08:397
25685991715cyclictest2383-21snmpd23:26:194
25685991715cyclictest2383-21snmpd23:17:044
25685991715cyclictest2383-21snmpd23:17:044
25685991715cyclictest2383-21snmpd19:52:344
25685991715cyclictest2383-21snmpd19:52:344
25715991614cyclictest3821-21chrt22:19:283
2571599160cyclictest0-21swapper/1100:11:513
25713991615cyclictest0-21swapper/923:45:2311
25713991615cyclictest0-21swapper/919:30:3611
25713991615cyclictest0-21swapper/900:25:2111
25704991615cyclictest31381-21cpuspeed_turbos19:15:179
25704991615cyclictest25622-21idleruntime19:50:219
25704991615cyclictest25622-21idleruntime19:50:219
2570399163cyclictest0-21swapper/620:10:548
25685991614cyclictest2383-21snmpd22:55:034
25685991614cyclictest2383-21snmpd19:21:174
25674991615cyclictest17893-21turbostat21:55:001
2567499161cyclictest0-21swapper/122:25:011
2566399164cyclictest0-21swapper/000:05:060
25715991514cyclictest0-21swapper/1121:21:213
2571599150cyclictest31485-21chrt22:10:273
2571399154cyclictest0-21swapper/922:35:0111
25713991514cyclictest0-21swapper/923:55:2211
25713991514cyclictest0-21swapper/923:30:1011
25713991514cyclictest0-21swapper/921:35:2411
25713991514cyclictest0-21swapper/921:30:2511
25713991514cyclictest0-21swapper/921:01:0511
25713991514cyclictest0-21swapper/919:50:1911
25713991514cyclictest0-21swapper/919:50:1911
25713991514cyclictest0-21swapper/900:11:2511
25713991513cyclictest29303-21chrt22:54:1711
2571099154cyclictest0-21swapper/800:20:0110
2571099150cyclictest0-21swapper/819:10:1510
25704991514cyclictest4083-21ps00:30:289
25694991514cyclictest1115450irq/53-eth0-tx-21:25:245
2566399152cyclictest0-21swapper/023:20:330
2566399152cyclictest0-21swapper/023:20:330
13250150irq/18-ehci_hcd0-21swapper/021:55:300
7399140watchdog/90-21swapper/920:45:3511
6699140watchdog/80-21swapper/819:42:1910
2571599144cyclictest0-21swapper/1123:10:013
2571599144cyclictest0-21swapper/1123:10:013
2571599144cyclictest0-21swapper/1123:00:023
2571399144cyclictest0-21swapper/923:25:0111
2571399144cyclictest0-21swapper/923:25:0111
2571399144cyclictest0-21swapper/919:40:0111
2571399144cyclictest0-21swapper/919:40:0111
2571399144cyclictest0-21swapper/919:30:0111
25713991413cyclictest3673-21taskset22:17:2511
25713991413cyclictest17590-21chrt21:50:5911
25713991412cyclictest26433-21chrt00:18:1511
25713991412cyclictest19942-21taskset19:43:3511
2571399140cyclictest0-21swapper/920:35:1811
25704991413cyclictest6613-21idleruntime23:50:209
25704991413cyclictest31966-21ps22:55:329
25663991413cyclictest460-21python00:25:320
2566399141cyclictest0-21swapper/022:39:160
2566399141cyclictest0-21swapper/022:32:280
8799130watchdog/110-21swapper/1119:52:523
8799130watchdog/110-21swapper/1119:52:513
8099130watchdog/100-21swapper/1020:37:352
5299130watchdog/60-21swapper/622:07:448
31130ksoftirqd/00-21swapper/021:32:360
2571599134cyclictest0-21swapper/1123:15:013
2571599134cyclictest0-21swapper/1123:15:013
2571599134cyclictest0-21swapper/1122:45:013
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional