You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-28 - 21:11

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, Linux 4.9.20-rt16, x86_64 highest latencies:
System rack3slot3.osadl.org (updated Sat May 28, 2022 12:46:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26710501160irq/52-eth0-rx-0-21swapper/1107:05:143
5293211196sleep80-21swapper/807:07:1910
118501110irq/42-ahci0-21swapper/707:09:309
5315210994sleep40-21swapper/407:07:396
5349210592sleep60-21swapper/607:08:058
11850990irq/42-ahci0-21swapper/107:08:261
11850940irq/42-ahci0-21swapper/207:08:484
2671050880irq/52-eth0-rx-0-21swapper/507:06:467
11850730irq/42-ahci0-21swapper/307:09:005
545126965sleep100-21swapper/1007:08:452
397226556sleep90-21swapper/907:05:1911
528125853sleep00-21swapper/007:07:110
565099410cyclictest0-21swapper/009:14:450
569299360cyclictest0-21swapper/1109:13:133
5692993517cyclictest0-21swapper/1110:18:343
569299320cyclictest0-21swapper/1109:15:113
5692993130cyclictest0-21swapper/1108:18:353
565099210cyclictest0-21swapper/009:15:020
565099200cyclictest0-21swapper/009:08:170
5692991918cyclictest0-21swapper/1107:18:333
569099192cyclictest0-21swapper/908:05:2111
5691991817cyclictest0-21swapper/1009:57:262
5691991817cyclictest0-21swapper/1009:35:192
569199181cyclictest167892chrt10:27:292
569199181cyclictest11850irq/42-ahci10:47:332
569199180cyclictest128292chrt09:06:322
569099181cyclictest31416-1kworker/9:1H11:46:0411
569099181cyclictest0-21swapper/911:50:1111
569099181cyclictest0-21swapper/910:20:0111
569099181cyclictest0-21swapper/908:50:0111
5689991816cyclictest25420-21snmp_rack3slot908:25:1410
5689991816cyclictest15149-21snmp_easybox.os11:35:2310
5666991816cyclictest30854-21yum09:45:304
5666991816cyclictest12131-21snmp_rack3slot907:15:194
5666991816cyclictest11439-21snmp_rack3slot911:26:374
569299170cyclictest0-21swapper/1109:30:083
5691991716cyclictest13101-1kworker/10:0H09:30:022
569199170cyclictest92482sleep1009:02:092
569199170cyclictest90252sleep1012:11:052
569199170cyclictest84942sleep1010:10:282
569199170cyclictest78482sleep1010:08:412
569199170cyclictest77852sleep1011:21:112
569199170cyclictest70862sleep1007:51:392
569199170cyclictest69252sleep1011:16:252
569199170cyclictest61442sleep1007:10:082
569199170cyclictest54862sleep1012:07:292
569199170cyclictest54122sleep1008:55:082
569199170cyclictest54122sleep1008:55:082
569199170cyclictest45912sleep1008:50:442
569199170cyclictest37222chrt08:45:552
569199170cyclictest33582sleep1011:12:232
569199170cyclictest324692chrt08:41:182
569199170cyclictest320122sleep1009:54:272
569199170cyclictest316032chrt08:36:182
569199170cyclictest314772sleep1007:40:232
569199170cyclictest311402chrt11:01:232
569199170cyclictest305192sleep1011:57:162
569199170cyclictest301682sleep1010:55:452
569199170cyclictest279812sleep1008:31:292
569199170cyclictest276832sleep1007:35:242
569199170cyclictest274592sleep1012:39:452
569199170cyclictest273852sleep1009:42:492
569199170cyclictest27282chrt07:45:242
569199170cyclictest270962sleep1008:26:172
569199170cyclictest2671150irq/53-eth0-tx-08:15:212
569199170cyclictest2671050irq/52-eth0-rx-10:00:502
569199170cyclictest235292sleep1012:30:432
569199170cyclictest235292sleep1012:30:432
569199170cyclictest235242chrt08:22:172
569199170cyclictest233772sleep1011:49:032
569199170cyclictest221892sleep1010:42:562
569199170cyclictest220792sleep1009:28:472
569199170cyclictest219992sleep1007:30:102
569199170cyclictest214332sleep1010:39:322
569199170cyclictest200922chrt12:28:202
569199170cyclictest200922chrt12:28:192
569199170cyclictest198032sleep1011:44:502
569199170cyclictest190132sleep1008:12:152
569199170cyclictest182262sleep1009:20:472
569199170cyclictest180502sleep1008:06:512
569199170cyclictest177222sleep1010:33:192
569199170cyclictest176822sleep1007:22:592
569199170cyclictest176562sleep1009:20:002
569199170cyclictest16502sleep1012:01:052
569199170cyclictest163712sleep1012:22:072
569199170cyclictest158592sleep1011:35:382
569199170cyclictest143542sleep1008:01:032
569199170cyclictest139462sleep1009:13:582
569199170cyclictest129922sleep1010:20:182
569199170cyclictest124502chrt11:33:382
569199170cyclictest121442sleep1010:15:412
569199170cyclictest11850irq/42-ahci07:15:482
569199170cyclictest116112sleep1011:29:012
569199170cyclictest108282sleep1007:58:012
5690991715cyclictest1715-21perl07:45:1411
569099170cyclictest31416-1kworker/9:1H11:17:5811
569099170cyclictest31416-1kworker/9:1H11:06:1611
569099170cyclictest31416-1kworker/9:1H09:44:2711
5689991715cyclictest15668-21snmp_rack3slot907:20:1410
5666991715cyclictest969-21df_inode09:55:134
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional