You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-12-02 - 01:47

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, highest latencies:
System rack3slot3.osadl.org (updated Fri Dec 02, 2022 00:46:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
10756210893sleep20-21swapper/219:05:374
10898210792sleep10-21swapper/119:07:231
1087429782sleep70-21swapper/719:07:059
1115450890irq/53-eth0-tx-0-21swapper/319:05:495
1115450800irq/53-eth0-tx-0-21swapper/819:05:1310
1108927573sleep90-21swapper/919:09:2011
1115350700irq/52-eth0-rx-0-21swapper/419:05:236
1110126864sleep50-21swapper/519:09:287
1076326553sleep60-21swapper/619:05:408
1095626460sleep00-21swapper/019:08:110
1089226354sleep110-21swapper/1119:07:213
1019026354sleep100-21swapper/1019:05:322
1129999330cyclictest0-21swapper/1122:13:053
11299993215cyclictest0-21swapper/1122:30:403
1129999320cyclictest0-21swapper/1122:26:423
11263993219cyclictest0-21swapper/021:08:420
1126399320cyclictest0-21swapper/022:22:060
1129999210cyclictest0-21swapper/1119:18:393
1126399215cyclictest0-21swapper/022:12:400
11263992114cyclictest0-21swapper/022:30:400
1126399210cyclictest0-21swapper/021:11:180
1129999180cyclictest0-21swapper/1121:08:153
11297991817cyclictest831ksoftirqd/1019:30:022
11297991817cyclictest150682sleep1019:55:262
1129799181cyclictest831ksoftirqd/1022:35:302
1129799181cyclictest831ksoftirqd/1020:30:252
1129799181cyclictest831ksoftirqd/1020:13:512
1129799181cyclictest831ksoftirqd/1000:00:202
1129799181cyclictest811rcuc/1023:00:172
1129799181cyclictest12050irq/42-ahci19:15:232
1129799181cyclictest12050irq/42-ahci00:18:592
1129799181cyclictest1115350irq/52-eth0-rx-23:34:242
1129699181cyclictest645-21md1_raid123:23:0011
1129699181cyclictest17662-1kworker/9:1H21:45:1711
1129699181cyclictest0-21swapper/922:55:5311
1129699181cyclictest0-21swapper/922:45:0011
1129699181cyclictest0-21swapper/920:35:1211
11291991816cyclictest23797-21qemu-kvm20:44:338
11297991716cyclictest831ksoftirqd/1022:10:192
11297991716cyclictest831ksoftirqd/1020:15:002
11297991716cyclictest4906-21smartctl21:10:152
11297991716cyclictest22216-21date22:20:012
11297991716cyclictest19517-21snmp_rack3slot922:15:152
11297991716cyclictest12116-21cpuspeed_turbos22:50:112
11297991716cyclictest0-21swapper/1021:15:082
1129799170cyclictest91342sleep1019:48:012
1129799170cyclictest831ksoftirqd/1023:35:292
1129799170cyclictest831ksoftirqd/1023:20:002
1129799170cyclictest831ksoftirqd/1022:30:302
1129799170cyclictest831ksoftirqd/1022:05:152
1129799170cyclictest831ksoftirqd/1021:50:162
1129799170cyclictest831ksoftirqd/1021:50:162
1129799170cyclictest831ksoftirqd/1021:40:012
1129799170cyclictest831ksoftirqd/1021:05:222
1129799170cyclictest831ksoftirqd/1021:00:012
1129799170cyclictest831ksoftirqd/1020:40:142
1129799170cyclictest831ksoftirqd/1020:25:012
1129799170cyclictest831ksoftirqd/1000:26:032
1129799170cyclictest81052sleep1000:10:422
1129799170cyclictest811rcuc/1021:45:212
1129799170cyclictest811rcuc/1020:05:182
1129799170cyclictest7832sleep1019:35:232
1129799170cyclictest72622sleep1022:40:322
1129799170cyclictest70982sleep1023:25:242
1129799170cyclictest68472sleep1021:56:512
1129799170cyclictest54452sleep1019:42:232
1129799170cyclictest299952sleep1023:15:112
1129799170cyclictest292322sleep1023:11:482
1129799170cyclictest287172sleep1022:25:422
1129799170cyclictest268842sleep1019:27:222
1129799170cyclictest255502sleep1023:06:112
1129799170cyclictest241562sleep1020:52:072
1129799170cyclictest234972sleep1000:35:082
1129799170cyclictest234972sleep1000:35:082
1129799170cyclictest231642sleep1019:21:212
1129799170cyclictest227972sleep1000:32:322
1129799170cyclictest223052sleep1023:46:282
1129799170cyclictest210402sleep1021:32:112
1129799170cyclictest204732sleep1020:46:432
1129799170cyclictest186262sleep1023:40:502
1129799170cyclictest183892sleep1022:58:092
1129799170cyclictest173642sleep1021:26:472
1129799170cyclictest169792sleep1020:00:022
1129799170cyclictest15842sleep1000:05:052
1129799170cyclictest154702sleep1000:21:432
1129799170cyclictest137112sleep1021:21:352
1129799170cyclictest131712chrt20:36:172
1129799170cyclictest128632sleep1019:54:012
1129799170cyclictest12050irq/42-ahci19:10:012
1129799170cyclictest12050irq/42-ahci19:10:012
1129799170cyclictest111902sleep1022:49:202
1129799170cyclictest1115350irq/52-eth0-rx-23:51:242
1129799170cyclictest1115350irq/52-eth0-rx-20:55:322
1129799170cyclictest1115350irq/52-eth0-rx-20:20:142
1129799170cyclictest104202sleep1022:00:512
1129699170cyclictest0-21swapper/922:35:1511
1129699170cyclictest0-21swapper/920:02:3411
1129699170cyclictest0-21swapper/900:36:3811
1129699170cyclictest0-21swapper/900:36:3811
11291991715cyclictest23797-21qemu-kvm20:38:568
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional